Lecture Note 7. IA: History and Features

October 30, 2020

Jongmoo Choi Dept. of Software Dankook University

http://embedded.dankook.ac.kr/~choijm


DANKOOK UNIVERSIT


Objectives

- Discuss Issues on ISA (Instruction Set Architecture)
 - ✓ Opcode and operand addressing modes
- Apprehend how ISA affects system program
 - Context switch, memory alignment, stack overflow protection
- Describe the history of IA (Intel Architecture)
- Grasp the key technologies in recent IA
 - ✓ Pipeline and Moore's law

Refer to Chapter 3, 4 in the CSAPP and Intel SW Developer

Manual






Issues on ISA (1/2)

Consideration on ISA (Instruction Set Architecture)

```
asm_sum: addl $1, %ecx
movl -4(%ebx, %ebp, 4), %eax
call func1
leave
```

- ✓ opcode issues
 - how many? (add vs. inc → RISC vs. CISC)
 - multi functions? (SISD vs. SIMD vs. MIMD ...)
- ✓ operand issues
 - fixed vs. variable operands
 - fixed: how many?
 - operand addressing modes
- ✓ performance issues
 - pipeline
 - superscalar
 - multicore





Issues on ISA (2/2)

- Features of IA (Intel Architecture)
 - ✓ Basically CISC (Complex Instruction Set Computing)
 - Variable length instruction
 - Variable number of operands (0~3)
 - Diverse operand addressing modes
 - Stack based function call
 - Supporting SIMD (Single Instruction Multiple Data)
 - ✓ Try to take advantage of RISC (Reduced Instruction Set Computing)
 - Micro-operations (for instance, an instruction of "add %eax, a" is divided into three u-ops, and each u-op is executed in a pipeline manner)
 - Load-store architecture
 - Independent multi-units
 - Out-of-order execution
 - Register based function call on x64
 - Register renaming
 - **.** . . .



RISC and CISC summary

Aside RISC and CISC instruction sets

IA32 is sometimes labeled as a "complex instruction set computer" (CISC-pronounced "sisk"), and is deemed to be the opposite of ISAs that are classified as "reduced instruction set computers" (RISC-pronounced "risk"). Historically, CISC machines came first, having evolved from the earliest computers. By the early 1980s, instruction sets for mainframe and minicomputers had grown quite large, as machine designers incorporated new instructions to support high-level tasks, such as manipulating circular buffers, performing decimal arithmetic, and evaluating polynomials. The first microprocessors appeared in the early 1970s and had limited instruction sets, because the integrated-circuit technology then posed severe constraints on what could be implemented on a single chip. Microprocessors evolved quickly and, by the early 1980s, were following the path of increasing instruction-set complexity set by mainframes and minicomputers. The x86 family took this path, evolving into IA32, and more recently into x86-64. Even the x86 line continues to evolve as new classes of instructions are added based on the needs of emerging applications.

The RISC design philosophy developed in the early 1980s as an alternative to these trends. A group of hardware and compiler experts at IBM, strongly influenced by the ideas of IBM researcher John Cocke, recognized that they could generate efficient code for a much simpler form of instruction set. In fact, many of the high-level instructions that were being added to instruction sets were very difficult to generate with a compiler and were seldom used. A simpler instruction set could be implemented with much less hardware and could be organized in an efficient pipeline structure, similar to those described later in this chapter. IBM did not commercialize this idea until many years later, when it developed the Power and PowerPC ISAs.

The RISC concept was further developed by Professors David Patterson, of the University of California at Berkeley, and John Hennessy, of Stanford University. Patterson gave the name RISC to this new class of machines, and CISC to the existing class, since there had previously been no need to have a special designation for a nearly universal form of instruction set.

Comparing CISC with the original RISC ins istics: CISC	truction sets, we find the following general charact Early RISC
A large number of instructions. The Intel document describing the complete set of instructions [28, 29] is over 1200 pages long.	Many fewer instructions. Typically less than 100.
Some instructions with long execution times. These include instructions that copy an entire block from one part of memory to another	No instruction with a long execution time. Some early RISC machines did not even have an integer multiply instruction, requiring

compilers to implement multiplication as a

sequence of additions.

and others that copy multiple registers to and

from memory.

CISC	Early RISC
Variable-length encodings, IA32 instructions can range from 1 to 15 bytes.	Fixed-length encodings. Typically all instructions are encoded as 4 bytes.
Multiple formats for specifying operands. In IA32, a memory operand specifier can have many different combinations of displacement, base and index registers, and scale factors.	Simple addressing formats. Typically just base and displacement addressing.
Arithmetic and logical operations can be applied to both memory and register operands.	Arithmetic and logical operations only use register operands. Memory referencing is only allowed by <i>load</i> instructions, reading from memory into a register, and <i>store</i> instructions, writing from a register to memory. This convention is referred to as a <i>load/store</i> architecture.
Implementation artifacts hidden from machine- level programs. The ISA provides a clean abstraction between programs and how they get executed.	Implementation artifacts exposed to machine- level programs. Some RISC machines prohibit particular instruction sequences and have jumps that do not take effect until the following instruction is executed. The compiler is given the task of optimizing performance within these constraints.
Condition codes. Special flags are set as a side effect of instructions and then used for conditional branch testing.	No condition codes. Instead, explicit test instructions store the test results in normal registers for use in conditional evaluation.
Stack-intensive procedure linkage, The stack is used for procedure arguments and return addresses.	Register-intensive procedure linkage. Registers are used for procedure arguments and return addresses. Some procedures can thereby avoid any memory references. Typically, the processor has many more (up to 32) registers.

More recent CISC machines also take advantage of high-performance pipeline structures. As we will discuss in Section 5.7, they fetch the CISC instructions and dynamically translate them into a sequence of simpler, RISC-like operations. For example, an instruction that adds a register to memory is translated into three operations; one to read the original memory value, one to perform the addition, and a third to write the sum to memory. Since the dynamic translation can generally be performed well in advance of the actual instruction execution, the processor can sustain a very high execution rate.

(Source: CSAPP Chapter 4)

Operand addressing modes (1/5)


Addressing modes

- ✓ Immediate addressing
- ✓ Register addressing
- Register Indirect addressing
- ✓ Direct (Absolute) addressing
- ✓ Indirect addressing
- Base plus Offset addressing
- ✓ Base plus Index addressing
- Base plus Scaled Index addressing
- ✓ Base plus Scaled Index plus Offset addressing
- Stack addressing



Operand addressing modes (2/5)

Subtle differences in operand



Operand addressing modes (3/5)

Operand Addressing in IA

✓ immediate operand

addl \$0x12, %eax

√ register operand

addl %esp, %ebp

- Memory operand
 - direct addressing

addl 0x8049384, %eax

register indirect addressing

addl (%ebp), %eax

Base plus offset addressing

addl 4(%ebp), %eax

Base plus Scaled index plus offset addressing

addl 4(%ebp, %eax, 4), %ebx

displacement(base, index, scale)

Operand addressing modes (4/5)

Example

✓ Base plus Scaled index plus offset

Base		Index	Sca	ale Fact	or Dis	placeme	nt
EAX EBX ECX EDX ESI EDI EBP ESP None	+	EAX EBX ECX EDX ESI EDI EBP None	×	1 2 3 4	+	None 8-bit 16-bit 32-bit	

```
- 0
choijm@sungmin-Samsung-DeskTop-System: ~/syspro/chap7
    /* Based-index addressing example by choijm, Nov. 5th */
        .string "Sum of array = %d\n"
 18 .globl main
               main, @function
        .type
        pushl
                %ebp
        movl
                %esp, %ebp
                $8, %esp
        movl
                $0, %ecx
                $0, %eax
        movl
                $array, %ebx
        movl
                $9, %ecx
        cmpl
        jg LOOP OUT
                0(%ebx, %ecx,4), %eax
      OP OUT:
                %eax
                $P arg
        call
                printf
        addl
                $8, %esp
 39
        leave
        ret
"addressing.s" 40L, 527C
```

if 4(%ebx, %ecx, 4)?

Operand addressing modes (5/5)

Summary

Туре	Form	Operand value	Name
Immediate	\$Imm	Imm	Immediate
Register	Ea	$R[E_{\alpha}]$	Register
Memory	Imm	M[Imm]	Absolute
Memory	(E _a)	M[R[E _a]]	Indirect
Memory	$Imm(E_b)$	$M[Imm + R[E_b]]$	Base + displacement
Memory	(E_b, E_i)	$M[R[E_b] + R[E_i]]$	Indexed
Memory	$Imm(E_b, E_i)$	$M[Imm + R[E_b] + R[E_i]]$	Indexed
Memory	$(,E_i,s)$	$M[R[E_i] \cdot s]$	Scaled indexed
Memory	$Imm(,E_i,s)$	$M[Imm + R[E_i] - s]$	Scaled indexed
Memory	(E_b, E_i, s)	$M[R[E_b] + R[E_i] \cdot s]$	Scaled indexed
Memory	$Imm(E_b,E_i,s)$	$M[Imm + R[E_b] + R[E_i] \cdot s]$	Scaled indexed

Figure 3.3 Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor ** must be either 1, 2, 4, or 8.


(Source: CSAPP Chapter 3)



Impact of ISA on system program: Multitasking (1/5)

Time sharing system


- ✓ Tasks run interchangeable
- ✓ Need to remember where to start → Context
 - Context: registers, address space, opened files, IPCs, ...
- ✓ Context switch
 - When: timeout(time quantum expired), sleep, blocking I/O, ...
 - How
 - Context save: CPU registers → task structure (memory)
 - Context restore: task structure (memory) → CPU registers





Impact of ISA on system program: Multitasking (2/5)

Virtual CPU: running A




Time quantum is expired, system program (scheduler) selects a Task B to run next.



Impact of ISA on system program: Multitasking (3/5)

Virtual CPU: switch to B




- Time quantum is expired, system program (scheduler) selects a Task B to run next.
- Time quantum is expired, again. Task A is scheduled. Then where to start?



Impact of ISA on system program: Multitasking (4/5)


Virtual CPU: how to switch back to A



Impact of ISA on system program: Multitasking (5/5)

Time sharing system


- ✓ Tasks run interchangeable
- ✓ Need to remember where to start → Context
 - Context: registers, address space, opened files, IPCs, ...
- ✓ Context switch
 - When: timeout(time quantum expired), sleep, blocking I/O, ...
 - How
 - Context save: CPU registers → task structure (memory)
 - Context restore: task structure (memory) → CPU registers



Quiz for 11th-Week 1st-Lesson

Quiz

- ✓ 1. Explain the differences between "movla, %eax" and "movl \$a, %eax" in operand addressing modes.
- ✓ 2. Assume that the total execution time of a task A and B are 10 seconds (10,000ms), respectively. They run in a time-sharing manner with the time quantum as 100ms. Assume that the overhead for the context switch is 1ms. When the task A finishes if it begins at 0 second? (task B begins after task A is timed out)
- ✓ Bonus) What if the time quantum is changed as 10ms?
- ✓ Due: until 6 PM Friday of this week (13th, November)



(Source: https://www.freertos.org/implementation/a00006.html)



Impact of ISA on system program: Memory Usage (1/5)


Little Endian vs. Big Endian

```
延 chojjm's X desktop (embedded.wowdns.com:2)
            cholim@embedded:-/public_html/sys,ro/exam_byteorder
              파일(F)
                                                                  터메널(T)
                                                                                      フトフ1(G)
                                                                                                       도움말(비)
                               편집(E)
                                                보기(V)
            #include <stdio.h>
             int main(void)
                     int a = 0x12345678;
                    unsigned char *p a:
                    p a = (unsigned char *)&a;
                    printf("p_a[0] = %x #h", p_a[0]);
                    printf("p a[3] = %x #h", p a[3]):
🚰 choijm@localhost:~
                                                             _ 🗆 ×
                                                                                                                                  _ 🗆 ×
                                                                     🚰 choijm@embedded:~
[choijm@localhost choijm]$
                                                                    cholim@embedded ~ $ more byte_order.c
[choiim@localhost choiim]$
                                                                    #include <stdio.h>
[choiim@localhost choiim]$
[choiim@localhost choiim]$ uname -a
                                                                    int main()
Linux localhost.localdomain 2.4.20-8 #1 Thu Mar 13 17:54:28 EST 2003 1686 1686 1
386 GNU/Linux
                                                                          int a = 0x12345678;
[choijm@localhost choijm]$
                                                                          unsigned char *p_a;
[choijm@localhost choijm]$ Is -I byte_order.c
-rw-rw-r-- 1 choiim choiim
                               175 11월 19 20:18 byte_order.c
                                                                          p a = (unsigned char *)&a;
[choiim@localhost choiim]$
                                                                          printf("p_a[0] = %x\n", p_a[0]);
printf("p_a[3] = %x\n", p_a[3]);
[choiim@localhost choiim]$
[choijm@localhost choijm]$ gcc byte_order.c
[choijm@localhost choijm]$
[choiim@localhost choiim]$
                                                                   ichoiim@embedded ~ $
[choilm@localhost choilm]$ ./a.out
                                                                    chollmeembedded ~ $ uname -a
p_a[0] = 78
                                                                    SunOS embedded 5.10 Generic_127127-11 sun4u sparc SUNW,Sun-Fire-880 Solaris
p_a[3] = 12
                                                                    choiim@embedded ~
[choiim@localhost choiim]$
                                                                    cholim@embedded ~ $ gcc byte_order.c
[choiim@localhost choiim]$
                                                                    cholim@embedded ~ $
[choiim@localhost choiim]$
                                                                   chollm@embedded ~ $ ./a.out
                                                                   p_a[0] = 12
[choiim@localhost choiim]$
                                                                   p_a[3] = 78
[choiim@localhost choiim]$
[choijm@localhost choijm]$
                                                                    choiim@embedded ~ $
[choiim@localhost choiim]$
                                                                    cholim@embedded ~ $ 1
```


Impact of ISA on system program: Memory Usage (2/5)


Little Endian vs. Big Endian

Continuing our earlier example, suppose the variable x of type int and at address 0x100 has a hexadecimal value of 0x01234567. The ordering of the bytes within the address range 0x100 through 0x103 depends on the type of machine:



(Source: CSAPP)







Impact of ISA on system program: Memory Usage (3/5)

- Where can we see the little endian?
 - ✓ readelf command

```
П
Ochoiim@LAPTOP-LR5HOQBH: ~/Syspro/LN4
                                                                       Choiim@LAPTOP-LR5HOQBH: ~/Syspro/LN4
choiim@LAPTOP-LR5HOQBH:~/Syspro/LN4$
                                                                      choiim@LAPTOP-LR5HOQBH:~/Syspro/LN4$
choim@LAPTOP-LR5HOQBH:~/Syspro/LN4$ more test.c
                                                                      choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4$ readelf -a a.out
                                                                     FIF Header:
#include <stdio.h>
                                                                        Magic:
                                                                                  7f 45 4c 46 02 01 01 00 00 00 00 00 00 00 00 00
                                                                                                                  FI F64
lint a = 10:
                                                                        Class:
                                                                        Data:
                                                                                                                  2's complement. little endian
int b = 20
                                                                                                                  1 (current)
int c:
                                                                        Version:
                                                                        OS/ABI:
                                                                                                                 UNIX - System V
int main()
                                                                        ABI Version:
                                                                                                                  DYN (Shared object file)
                                                                        Type:
                                                                        Machine:
                                                                                                                  Advanced Micro Devices X86-64
     printf("C = %dWn". c);
                                                                        Version:
                                                                        Entry point address:
                                                                                                                  0x1060
                                                                        Start of program headers:
choiim@LAPTOP-LR5HOQBH:~/Syspro/LN4$
                                                                                                                  64 (bytes into file)
                                                                                                                  14784 (bytes into file)
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4$ gcc -c test.c
                                                                        Start of section headers:
choi im@LAPTOP-LR5HOQBH:~/Syspro/LN4$
                                                                                                                  64 (bytes)
choi m@LAPTOP-LR5HOQBH:~/Syspro/LN4$ size test.o
                                                                        Size of this header:
                                                                        Size of program headers:
                                                                                                                  56 (bytes)
  text data bss dec
                                                                        Number of program headers:
                                                                                                                  13
         8
                0
                           a4 test.o
                                                                                                                  64
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4$
                                                                        Size of section headers:
                                                                                                                     (bytes)
choiim@LAPTOP-LR5HOQBH:~/Syspro/LN4$ acc test.c
                                                                        Number of section headers:
choi im@LAPTOP-LR5HOQBH:~/Syspro/LN4$
                                                                        Section header string table index: 30
choim@LAPTOP-LR5HOQBH:~/Syspro/LN4$ size a.out
                                                                     Section Headers:
  text data bss
                    dec
                          hex filename
                                                                        [Nr] Name
                                                                                                                        Address
                                                                                                                                             Offset
              8 2211
                          8a3 a.out
                                                                                                   Type
choi im@LAPTOP-LR5H0QBH:~/Syspro/LN4$
                                                                                                   EntSize
                                                                              Size
                                                                                                                        Flags Link Info Align
                                                                                                   NULL
                                                                                                                        000000000000000 00000000
choilm@LAPTOP-LR5HOQBH:~/Syspro/LN4$ objdump -h a.out
                                                                                                   00000000000000000
                                                                                                                        000000000000318 00000318
                                                                                                    PROGBITS
       file format elf64-x86-64
                                                                        [ 1] .interp
                                                                              000000000000001c
                                                                                                   0000000000000000
                                                                                                                                   0
                                                                                                                        000000000000338 00000338
Sections:
                                                                             .note.gnu.propert NOTE
                                                                              0000000000000000
                                                                                                                                    0
ldx Name
                                                                              .note.gnu.build-i NOTE
                                                                                                                        000000000000358 00000358
             0000001c 000000000000318 00000000000318 00000318 2**0
 0 .interp
                                                                              0000000000000024
                                                                                                   0000000000000000
             CONTENTS, ALLOC, LOAD, READONLY, DATA
                                                                              .note.ABI-tag
                                                                                                   NOTE
                                                                                                                        000000000000037c 0000037c
 1 .note.gnu.property 0000020 000000000000338 0000000000338 00000338 2**3
                                                                              0000000000000000
             CONTENTS, ALLOC, LOAD, READONLY, DATA
                                                                                                                                   0
                                                                                                    GNU HASH
                                                                                                                        00000000000003a0 000003a0
 2 .note.anu.build-id 00000024 0000000000000358 00000000000358 00000358 2**2
                                                                              .anu.hash
             CONTENTS, ALLOC, LOAD, READONLY, DATA
                                                                              0000000000000024
                                                                                                   6
                                                                                                                                          0
                                                                                                                        00000000000003c8 000003c8
                                                                                                   DYNSYM
 3 .note.ABI-tag 00000020 0000000000000037c 00000000000037c 0000037c 2**2
                                                                              .dvnsvm
                                                                              000000000000000a8
                                                                                                   000000000000018
             CONTENTS, ALLOC, LOAD, READONLY, DATA
                                                                             .dvnstr
                                                                                                   STRTAB
                                                                                                                        0000000000000470 00000470
             00000024 0000000000003a0 000000000003a0 000003a0 2**3
```

Impact of ISA on system program: Memory Usage (4/5)

- Memory Alignment in data structure
 - ✓ To reduce memory fetch numbers (and atomicity)
 - ✓ To consider cache line boundary (and false sharing)

```
choijm@sungmin-Samsung-DeskTop-System: ~/syspro/chap7
    /* Byte alignment test bu choiim */
  2 #include <stdio.h>
    // #define TEST PACKED
  6 #ifdef TEST PACKED
    typedef struct {
        int a;
        double d1:
        char ch:
        double d2:
      attribute
                     ((packed)) Test;
 14 typedef struct {
        int a;
        double d1;
                                        Depend on compiler and CPU
        char ch;
        double d2:
    } Test;
                                        " attribute ((packed))"
 20 #endif
 22 int main()
        Test test;
        printf("Size of Test is %d\n", sizeof(test));
                                                        27.1
byte alignment.c
byte alignment.c" 27L, 377C
                                       20
```

Impact of ISA on system program: Memory Usage (5/5)


Memory Alignment in stack

✓ Need 16 bytes (8 for local variables and 8 for arguments) → But allocate 24 bytes for 16 bytes alignment in a frame (recommended by IA)

```
int swap_add(int *xp, int *yp)
         int x = *xp:
         int y = *yp;
         *xp = y:
         *yp = x:
         return x + y;
9
10
    int caller()
11
12
         int arg1 = 534:
13
         int arg2 = 1057;
14
         int sum = swap_add(&arg1, &arg2);
15
         int diff = arg1 - arg2;
16
17
18
         return sum * diff:
19
```

Figure 3.23 Example of procedure definition and call.

(Source: CSAPP)







Figure 3.24 Stack frames for caller and swap_add. Procedure swap_add retrieves a brguments from the stack frame for caller.

Revisit the stack in LN 6

Another way for 16 bytes alignment in gcc



Impact of ISA on system program: Buffer Overflow (1/3)

Buffer overflow

- Due to the no boundary check
- How to thwart buffer overflow
 - Stack randomization
 - One step further: ASLR (Address Space Layout Randomization)
 - → even code, data and heap
 - Stack guard (e.g. Canary)

```
/* Sample implementation of library function gets() */
                                                                                 /* Read input line and write it back */
                                                                                                                                                      echo:
                                                                                 void echo()
    char *gets(char *s)
                                                                         19
                                                                                                                                                        pushl
                                                                                                                                                                %ebp
                                                                                                                                                                                 Save %ebp on stack
                                                                                       char buf[8]: /* Way too small! */
                                                                         20
                                                                                                                                                        movl
                                                                                                                                                                %esp, %ebp
         int c:
                                                                         21
                                                                                       gets(buf);
                                                                                                                                                        pushl
                                                                                                                                                                %ebx
                                                                                                                                                                                  Save Lebx
                                                                         22
                                                                                       puts(buf);
         char *dest = s;
                                                                         23
                                                                                                                                                                $20, %esp
                                                                                                                                                                                  Allocate 20 bytes on stack
         int gotchar = 0: /* Has at least one character been read? */
                                                                                                                                                                -12(%ebp), %ebx Compute buf as %ebp-12
         while ((c = getchar()) != '\n' && c != EOF) {
                                                                                                                                                        movl
                                                                                                                                                                %ebx, (%esp)
                                                                                                                                                                                  Store buf at top of stack
             *dest++ = c; /* No bounds checking! */
                                                                         Figure 3.31
                                                                         Stack organization for
                                                                                                                                                        call
                                                                                                                                                                gets
                                                                                                                                                                                 Call gets
             gotchar = 1;
                                                                                                       Stack frame
                                                                         echo function. Character
                                                                                                                                                        mov1
                                                                                                                                                                %ebx, (%esp)
                                                                                                                                                                                  Store buf at top of stack
                                                                                                         for caller
                                                                         array buf is just below part
         *dest++ = '\0'; /* Terminate string */
                                                                                                                                                        call
11
                                                                                                                                                                puts
                                                                                                                                                                                 Call puts
                                                                         of the saved state. An out-
                                                                                                                    Return address
                                                                         of-bounds write to buf can
12
        if (c == EOF && !gotchar)
                                                                                                                      Saved %ebp
                                                                                                                                                        addl
                                                                                                                                                                $20, %esp
                                                                                                                                                                                 Deallocate stack space
                                                                         corrupt the program state.
                                                                                                                      Saved 1/ebx
            return NULL: /* End of file or error */
                                                                                                                                                        pop1
                                                                                                                                                                %ebx
                                                                                                                                                                                 Restore %ebr
                                                                                                                    [7] [6] [5] [4]
                                                                                                       Stack frame
         return s;
                                                                                                                                                                                  Restore Lebo
                                                                                                                    [3] [2] [1] [0] buf
15
                                                                                                                                                        ret
                                                                                                                                                                                  Return
```

Impact of ISA on system program: Buffer Overflow (2/3)

Stack randomization

```
↑ choiim@LAPTOP-LR5HOQBH: ~/Syspro/LN4

↑ choiim@LAPTOP-LR5HOQBH: ~/Syspro/LN4

 choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4$ vi stack_struct.c
                                                                                                                                                        choiim@LAPTOP-LR5HOOBH:~/Svspro/LN4$ cat /proc/svs/kernel/randomize va space
 thoi im@LAPTOP-LR5HOQBH:~/Svspro/LN4$ cat stack struct.c
/* stack_struct.c: stack structure analysis, by choijm. choijm@dku.edu */
                                                                                                                                                        cholim@LAPTOP-LR5H00BH:~/Syspro/LN4$ echo 0 l sudo tee /proc/sys/kernel/randomize va space
#include <stdio.h>
 int func2(int x, int y) {
                                                                                                                                                       choijm@LAPTOP-LR5HOOBH: ~/Syspro/LN4$
             int f2_local1 = 21, f2_local2 = 22;
                                                                                                                                                        choi im@LAPTOP-LR5HOOBH: ~/Syspro/LN4$ ./a.out
             int *pointer;
                                                                                                                                                       func2 local: 0xffffd3f0.
                                                                                                                                                                                                             0xfffffd3f4.
                                                                                                                                                                                                                                           0xffffd3f8
                                                                                                                                                                     0xffffd3f0
             printf("func2 local: \text{\text{\text{t/kp}}}, \text{\text{\text{\text{\text{t/kpt}}}}", \text{\text{\text{\text{\text{\text{\text{t/kpt}}}}", \text{\text{\text{\text{\text{\text{\text{\text{\text{\text{t/kpt}}}}", \text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\text{\text{\text{\text{\text{\text{\text{\texitex{\text{\text{\text{\text{\text{\text{\text{\text{\texite\t
                                                                                                                                                                     0xffffd3ec
                                                                                                                                                                                                 -11272
             pointer = &f2_local1;
                                                                                                                                                                     0xffffd3fc
                                                                                                                                                                                                 472302336
             printf("\tau\tau\tau\tau\tau\n", (pointer), *(pointer));
                                                                                                                                                                     0xffffd400
                                                                                                                                                                                                 -134520832
             printf("\txp \txd\m',
                                                    (pointer-1), *(pointer-1));
                                                                                                                                                                     0xffffd404
                                                                                                                                                                                                 n
             printf("\txp \txt\d\mn", (pointer+3), *(pointer+3));
                                                                                                                                                                     0xffffd408
                                                                                                                                                                                                 -11208
             printf("\txp \txtxtytxt\txtxtyn", (pointer+4), *(pointer+4));
                                                                                                                                                                     y = 112
             printf("\txp \txtxd\txm", (pointer+5), *(pointer+5));
                                                                                                              // new
                                                                                                                                                        cholim@LAPTOP-LR5HOOBH:~/Syspro/LN4$
             // new
                                                                                                                                                       choijm@LAPTOP-LR5HOOBH: ~/Syspro/LN4$ ./a.out
             *(pointer+4) = 333;
                                                                                                                                                       func2 local: 0xffffd3f0.
                                                                                                                                                                                                              0xffffd3f4.
                                                                                                                                                                                                                                           0xffffd3f8
             printf("\ty = %d\text{\text{Wn}}", y);
                                                                                                                                                                     0xffffd3f0
             return 222;
                                                                                                                                                                     0xffffd3ec
                                                                                                                                                                                                 -11272
                                                                                                                                                                                                 967315200
                                                                                                                                                                     0xffffd3fc
                                                                                                                                                                     0xffffd400
                                                                                                                                                                                                 -134520832
void func1() {
             int ret val. f1 local1 = 11, f1 local2 = 12;
                                                                                                                                                                     0xffffd404
                                                                                                                                                                     0xffffd408
                                                                                                                                                                                                 -11208
             ret val = func2(111, 112);
                                                                                                                                                        cholim@LAPTOP-LR5HOOBH:~/Syspro/LN4$ acc -fno-stack-protector stack struct.c -m32
                                                                                                                                                       choijm@LAPTOP-LR5HOOBH: ~/Syspro/LN4$
 int main() {
                                                                                                                                                       choijm@LAPTOP-LR5HOOBH: ~/Syspro/LN4$ ./a.out
             func1();
                                                                                                                                                       func2 local: 0xffffd3fc,
                                                                                                                                                                                                              Oxffffd3f8
                                                                                                                                                                                                                                           0xffffd3f4
 choijm@LAPTOP-LR5HOOBH:~/Syspro/LN4$ gcc stack_struct.c -m32
                                                                                                                                                                     0xffffd3fc
                                                                                                                                                                                                 21
 choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4$ ./a.out
                                                                                                                                                                     0xffffd3f8
func2 local: 0xff9df5f0,
                                                      0xff9df5f4.
                                                                                  0xff9df5f8
                                                                                                                                                                     0xffffd408
                                                                                                                                                                                                 -11208
             0xff9df5f0
                                        21
                                                                                                                                                                     0xffffd40c
                                                                                                                                                                                                 1448436529
             0xff9df5ec
                                         -6425096
             0xff9df5fc
                                         1935993600
                                                                                                                                                                     0xffffd410
                                                                                                                                                                                                 111
             0xff9df600
                                         -135065600
                                                                                                                                                                     0xffffd414
                                                                                                                                                                                                 112
             0xff9df604
                                                                                                                                                                     v = 112
             0xff9df608
                                         -6425032
                                                                                                                                                        Segmentation fault
             v = 112
                                                                                                                                                         TOT; m@LAPTOP-LR5HOOBH: ~/Syspro/LN4$
 choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4$ ./a.out
                                                                                                                                                         holim@LAPTOP-LR5HOOBH:~/Syspro/LN4$ acc --version
func2 local: 0xff932970.
                                                     0xff932974.
                                                                                  0xff932978
             0xff932970
                                                                                                                                                        gcc (Ubuntu 9.3.0-10ubuntu2) 9.3.0
                                         -7132808
             0xff93296c
                                                                                                                                                        Oppyright (C) 2019 Free Software Foundation, Inc.
             0xff93297c
                                        -1763943680
                                                                                                                                                        This is free software; see the source for copying co<mark>h</mark>ditions.  There is NO
             0xff932980
                                        -135049216
                                                                                                                                                        warranty; not even for MERCHANTABILITY or FITNESS FO<mark>R</mark> A PARTICULAR PURPOSE.
             0xff932984
             0xff932988
                                         -7132744
             v = 112
                                                                                                                                                          h<del>olijii@LAPTOP LR5HOQBH: //Syspro/LN4$</del>
 the ima APTOP-LR5HOORH: ~/Syspro/LN4$
```

Impact of ISA on system program: Buffer Overflow (3/3)


Stack protector

- ✓ Typical example: canary
- ✓ Included as default in modern gcc



Figure 3.33

Stack organization for echo function with stack protector enabled. A special "canary" value is positioned between array buf and the saved state. The code checks the canary value to determine whether or not the stack state has been corrupted.



pushl %ebp movl %esp, %ebp pushl %ebx subl \$20, %esp movl %gs:20, %eax Retrieve canary movl %eax, -8(%ebp) Store on stack xorl %eax, %eax Zero out register leal -16(%ebp), %ebx Compute buf as %ebp-16 movl %ebx, (%esp) Store buf at top of stack call gets Call gets call gets Call gets movl %ebx, (%esp) Store buf at top of stack call puts Call puts and movl -8(%ebp), %eax Retrieve canary xorl %gs:20, %eax Compare to stored value je .L19 If =, goto ok callstack_chk_fail Stack corrupted! kl19: addl \$20, %esp Normal return popl %ebx popl %ebp ret	-1	echo:		
mov1	2		%ebn	
\$ subl \$20, %esp 6 movl %gs:20, %eax Retrieve canary 7 movl %eax, -8(%ebp) Store on stack 8 xorl %eax, %eax Zero out register 9 leal -16(%ebp), %ebx Compute buf as %ebp-16 10 movl %ebx, (%esp) Store buf at top of stack 11 call gets Call gets 12 movl %ebx, (%esp) Store buf at top of stack 13 call puts Call puts 14 movl -8(%ebp), %eax Retrieve canary 15 xorl %gs:20, %eax Compare to stored value 16 je .L19 If =, goto ok 17 callstack_chk_fail Stack corrupted! 18 .L19: ok: 19 addl \$20, %esp Normal return 20 popl %ebx 21 popl %ebp	3	270000000000000000000000000000000000000	SARSECT LINES OF THE SAME OF T	
\$ subl \$20, %esp 6 movl %gs:20, %eax Retrieve canary 7 movl %eax, -8(%ebp) Store on stack 8 xorl %eax, %eax Zero out register 9 leal -16(%ebp), %ebx Compute buf as %ebp-16 10 movl %ebx, (%esp) Store buf at top of stack 11 call gets Call gets 12 movl %ebx, (%esp) Store buf at top of stack 13 call puts Call puts 14 movl -8(%ebp), %eax Retrieve canary 15 xorl %gs:20, %eax Compare to stored value 16 je .L19 If =, goto ok 17 callstack_chk_fail Stack corrupted! 18 .L19: ok: 19 addl \$20, %esp Normal return 20 popl %ebx 21 popl %ebp	4		2165655 100-00-0	
6 movl %gs:20, %eax Retrieve canary 7 movl %eax, -8(%ebp) Store on stack 8 xorl %eax, %eax Zero out register 9 leal -16(%ebp), %ebx Compute buf as %ebp-16 10 movl %ebx, (%esp) Store buf at top of stack 11 call gets Call gets 12 movl %ebx, (%esp) Store buf at top of stack 13 call puts Call puts 14 movl -8(%ebp), %eax Retrieve canary 15 xorl %gs:20, %eax Compare to stored value 16 je .L19 If =, goto ok 17 callstack_chk_fail Stack corrupted! 18 .L19: ok: 19 addl \$20, %esp Normal return 20 popl %ebx 21 popl %ebp	5	S - S - S - S - S - S - S - S - S - S -	STATE OF THE COLUMN TWO IS NOT THE COLUMN TW	
7 mov1 %eax, -8(%ebp) Store on stack 8 xorl %eax, %eax Zero out register 9 leal -16(%ebp), %ebx Compute buf as %ebp-16 10 mov1 %ebx, (%esp) Store buf at top of stack 11 call gets Call gets 12 mov1 %ebx, (%esp) Store buf at top of stack 13 call puts Call puts 14 mov1 -8(%ebp), %eax Retrieve canary 15 xorl %gs:20, %eax Compare to stored value 16 je .L19 If =, goto ok 17 call _stack_chk_fail Stack_corrupted! 18 .L19: ok: 19 addl \$20, %esp Normal_return 20 popl %ebx 21 popl %ebp		movl	CANADA CAN A PROPERTY OF THE CANADA C	Retrieve canary
8 xorl %eax, %eax Zero out register 9 leal -16(%ebp), %ebx Compute buf as %ebp-16 10 movl %ebx, (%esp) Store buf at top of stack 11 call gets Call gets 12 movl %ebx, (%esp) Store buf at top of stack 13 call puts Call puts 14 movl -8(%ebp), %eax Retrieve canary 15 xorl %gs:20, %eax Compare to stored value 16 je .L19 If =, goto ok 17 call _stack_chk_fail Stack_corrupted! 18 .L19: ok: 19 addl \$20, %esp Normal_return 20 popl %ebx 21 popl %ebp	7	movl		Store on stack
9 leal -16(%ebp), %ebx	8	xorl	%eax, %eax	Zero out register
11 call gets		leal	-16(%ebp), %ebx	Compute buf as %ebp-16
11 call gets	10	movl	%ebx, (%esp)	Store buf at top of stack
13	11	call	gets	
14 movl -8(%ebp), %eax Retrieve canary 15 xorl %gs:20, %eax Compare to stored value 16 je .L19	12	movl	%ebx, (%esp)	Store buf at top of stack
15 xorl %gs:20, %eax Compare to stored value 16 je .L19	13	call	puts	Call puts
16 je	14	movl	-8(%ebp), %eax	Retrieve canary
17 callstack_chk_fail	15	xorl	%gs:20, %eax	Compare to stored value
18 .L19: ok: 19 addl \$20, %esp Normal return 20 popl %ebx 21 popl %ebp	16	je	.L19	If =, goto ok
19 addl \$20, %esp <i>Normal return</i> 20 popl %ebx 21 popl %ebp	17	call	stack_chk_fail	Stack corrupted!
20 popl %ebx 21 popl %ebp	18	.L19;		ok:
21 popl %ebp	19	addl	\$20, %esp	Normal return
000 (★100★100 00×00★100	20	popl	%ebx	
22 ret	21	popl	%ebp	
	22	ret		



Intel CPU History (1/9)

- **8080 (1974)**
 - ✓ 8bit register, 8bit bus, 64KB memory support
- **8086 (1978)**
 - √ 16bit register, 16bit data bus, 20bit address bus (8088: 8bit data bus for backward compatibility, others are same as 8086), 1st generation of x86 ISA
 - Segmentation (real addressing mode, 1MB memory support)
- **80286 (1982)**
 - √ 16bit, 24bit address bus
 - Segmentation (use segment descriptors, 16MB memory support)
 - ✓ 4 privilege level
- **80386 (1985)**
 - √ 32bit register and bus (80386 SX: 16bit bus for backward compatibility)
 - √ First 32bit addressing (4GB memory support)
 - Paging with a fixed 4-KBytes page size



Intel CPU History (2/9)

- **80486** (1989)
 - ✓ Pipelining support (3 stages of execution, introduce u-op)
 - ✓ Use L1 cache (keep recently used instruction, 8KB)
 - ✓ An integrated x87 FPU (no FPU in 486SX)
 - ✓ power saving support, system management mode for notebook (486SL)
- Pentium (1993, 5th generation)
 - √ 5-stage pipeline, Superscalar support (two pipelines (u and v), which allows
 to execute at most two u-ops at a cycle in parallel)
 - ✓ L1 cache is divided into D-Cache, I-Cache, Use L2 cache, write back protocol (MESI protocol)
 - ✓ Introduce Branch Prediction
 - ✓ APIC for multiple processor

Why not the 80586?

- Pentium with MMX Technology
 - Equip Multimedia Accelerator.
 - SIMD(Single Instruction Multiple Data): High performance for Matrix processing (one of the big changes in x86 ISA, CISC flavor)



Intel CPU History (3/9)


- P6 family (1995~1999, 6th generation)
 - ✓ P6 Microarchitecture: Dynamic execution
 - Out-of-order execution
 - Branch prediction
 - Speculative execution: decouple execution and commitment (retirement unit)
 - Data flow analysis: detect independent instructions on real time
 - Register renaming
 - ✓ Pentium Pro
 - Three instructions per clock cycle (3-way superscalar), 256KB L2 cache
 - Even though its name is similar to Pentium, its internal is quite novel (eg. employ diverse RICS features such as first out-of-order execution)
 - ✓ Pentium II
 - MMX enhancement, 16KB L1 cache, 1MB L2 cache
 - Multiple low power state (Autohalt, Stop-grant, sleep, deep sleep)
 - Pentium II Xeon: Premium Pentium II (for server, large cache and scalability)
 - Pentium II Cerelon: For lower system cost (for cost-optimization, no L2 or small)
 - ✓ Pentium III
 - SSE (Streaming SIMD Extension): 128bit register(XMM), FPU support,
 Multimedia specialized instruction (around 70), Coopermine, Tualatin, ...
 - Pentium III Xeon: Premium Pentium III




Quiz for 11th-Week 2nd-Lesson

Quiz

- ✓ 1. Discuss the benefits of memory alignment (at least 2)
- ✓ 2. Explain the key techniques of the dynamic execution in the Intel P6 microarchitecture (5 techniques)
- ✓ Due: until 6 PM Friday of this week (13th, November)





(source: https://www.geeksforgeeks.org/microarchitecture-and-instruction-set-architecture/)

Intel CPU History (4/9)

- Pentium 4 Processor Family (2000~2006, also release Itanium)
 - ✓ NetBurst microarchitecture
 - Deep pipelining (Hyper Pipelining: 20~31 stages u-op, expected up to 10GHz)
 - Wider design: Rapid Execution (ALU 2X), System Bus (4X)
 - Advanced Dynamic Execution
 - Deep, out-of-order execution engine, Enhanced branch prediction
 - New cache system (Advanced Trace Cache for decoded instructions)
 - ✓ Hyper-Threading: support Multithread at the CPU level (AS)
 - ✓ Pentium 4 with SSE2, SSE3
 - ✓ Pentium D (Smithfield, beginning of the dual core era)
 - ✓ Intel 64 (IA64, x86-64)
 - ✓ Virtualization technology
 - ✓ Market Name
 - Pentium 4
 - · Northwood, Prescott, Cedermill, Smithfield, Willamette, ...
 - Pentium M: low power, high performance mobile CPU
 - Intel Xeon Processor: Premium Pentium 4
 - · 64-bit Xeon MP: 3.3GHz, 16KB L1, 1MB L2, 8MB L3
 - Intel Pentium Processor Extreme Edition (Gallatin)
 - · For High performance PC

Pentium 4
Central processing unit





Intel CPU History (5/9)

- Intel Core Processor Family (2006 ~)
 - ✓ Intel Core microarchitecture
 - NetBurst problem: high power consumption, pipeline inefficiency
 - Reengineering based on P6 Microarchitecture (14 stage of pipeline)
 - Increased L2 cache (6MB), 4 way superscalar, combine u-ops
 - Native Dualcore: not just packaging two cores, but integrating as the design stage (eg. Advanced Smart Cache (L2 sharing), Enhanced prefetcher)
 - ✓ Marketing name: use Core, not Pentium
 - Core Solo/Duo (32 bit)
 - · Yonah (laptop), actually based on P6 microarchitecture
 - Core 2 Solo/Duo/Quad (64 bit)
 - Merom, Penryn (laptop), Conroe, Kentsfield, Yorkfield (desktop), Woodcrest, Clovertown(Server)
 - Develop rapidly to multiple cores




(source: http://motoc.tistory.com/)





Intel CPU History (6/9)

- Intel Core i3/i5/i7 Family (2009 ~)
 - ✓ Nehalem microarchitecture (and it's tick version Westmere)
 - Quickpath interconnect(for competing AMD's hyper-transport, supporting NUMA), IMC (Integrated Memory Controller), SMT, 45nm
 - Turbo mode, 256KB L2 cache/core, 12MB L3 cache, Intel Core 1st generation
 - ✓ Sandy Bridge, Haswell, Sky lake, Sunny Cove microarchitecture
 - Successor of Nehalem, <= 32 nm, Integrated GPU, AVX (Advanced Vector extensions, 256 bit SSE), HW-supported video transcoding/encryption,
 - Tick-Tock strategy
 - ✓ Marketing name: Core i3, i5, i7 (From mid-range (i3) to high-end (i7))

Lynnfield, Sandy bridge(Laptop), Gulftown, Sandy bridge-E(P) (Server),
 Arrandale, Sandy bridge-M (Mobile)











Intel CPU History (7/9)

- Intel tick-tock model
 - ✓ Tick: innovations in manufacturing process technology
 - ✓ Tock: innovations in processor microarchitecture

The Tick-Tock model through the years



(Source: http://www.intel.com/content/www/us/en/silicon-innovations/intel-tick-tock-model-general.html)



(Intel Logo for Sandy Bridge, Haswell, and Sky lake. Source: http://namu.wiki)



Intel CPU History (8/9)

Intel CPU microarchitecture

- ✓ From https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures
- Pre-P5: 1) 8086: first x86 processor, 2) 286: protected mode, 3) 386: 32-bit CPU, paging, 4) 486: FPU, pipeline, L1 cache
- ✓ P5: Advanced pipeline, Superscalar, MMX
- ✓ P6 (Pentium Pro, II, III): O3, SSE (Quite novel)
- ✓ Netburst (Pentium 4, Xeon): Deep pipeline
- ✓ Core (Core, Xeon): Mar. 2006, reengineered P6-based microarchitecture, 65nm, Multicore, (Tock → Penryn: 45nm)
- ✓ Nehalem (i3, i5, i7): 2008, 45nm, Integrated Memory Controller, QPI, (Tick → Westmere: 32nm)
- ✓ Sandy Bridge: 2011, 32nm, AVX, HW-support for video encoding and decoding, Encryption instruction set.(Tick → Ivy Bridge: 22nm)
- ✓ Haswell: 2013, 22nm, Integrated GPU, advanced power-saving (Tick → Broadwell: 14nm)
- ✓ Skylake: 2015, 14nm, DDR4 (64GB), PCI-e 3.0 (20 lane) (Optimization→ kaby lake, Tick → Cannon lake, 2018)
- ✓ Sunny Cove (Ice lake): 2019, 10nm (Optimization → Willow Cove (Tiger Lake), HW-accelerator such as SHA hash, security and AI features

Intel CPU History (9/9)

Intel CPU microarchitecture: summary

Year ¢	Micro-architecture \$	Pipeline stages •	Max Clock •	Tech process [nm]
1978	8086 (8086, 8088)	2	5	3000
1982	186 (80186, 80188)	2	25	3000
1982	286 (80286)	3	25	1500
1985	386 (80386)	3	33	1500
1989	486 (80486)	5	100	1000
1993	P5 (Pentium)	5	200	800, 600, 350
1995	P6 (Pentium Pro, Pentium II)	14 (17 with load & store/retire)	450	500, 350, 250
1997	P5 (Pentium MMX)	6	233	350
1999	P6 (Pentium III)	12 (15 with load & store/retire)	1400	250, 180, 130
2000	NetBurst (Pentium 4) (Willamette)	20 unified with branch	2000	180
2002	NetBurst (Pentium 4) (Northwood, Gallatin)	prediction	3466	130
2003	Pentium M (Banias, Dothan) Enhanced Pentium M (Yonah)	10 (12 with fetch/ retire)	2333	130, 90, 65
2004	NetBurst (Pentium 4) (Prescott)	31 unified with branch prediction	3800	90
2006	Intel Core	12 (14 with	3000	65
2007	Penryn (die shrink)	fetch/retire)	3333	
2000	Nehalem	20 unified (14 without miss prediction)	3600	45
2008	Bonnell	16 (20 with prediction miss)	2100	
2010	Westmere (die shrink)	20 unified (14 without miss prediction)	3730	
2011	Saltwell (die shrink)	16 (20 with prediction miss)	2130	32
	Sandy Bridge	14 (16 with	4000	

2012	Ivy Bridge (die shrink)	fetch/retire)	4100	
2013	Silvermont	14–17 (16–19 with fetch/retire)	2670	22
	Haswell	14 (16 with	4400	
2014	Broadwell (die shrink)	fetch/retire)	3700	
2015	Airmont (die shrink)	14–17 (16–19 with fetch/retire)	2640	
2015	Skylake	14 (16 with fetch/retire)	4200	
2016	Goldmont	20 unified with branch prediction	2600	14
	Kaby Lake	14 (16 with	4500	
	Coffee Lake	fetch/retire)	5000	
2017	Goldmont Plus	? 20 unified with branch prediction ?	2800	
	Cannon Lake (die shrink?)		3200	10
2018	Whiskey Lake		4800	
	Amber Lake 14 (16 with fetch/retire)	4200	14	
Cascade Lake	le con/redie/	4400	14	
2019	Comet Lake		5300	
	Sunny Cove (Ice Lake)	14–20	3900	
	Tremont (Lakefield, Snow Ridge, Jacobsville, Elkhart Lake, Jasper Lake)			10
2020	Cooper Lake	14 (16 with fetch/retire)		14
	Willow Cove (Tiger Lake)			10
(2021)	Rocket Lake			14
(2021)	Golden Cove (Alder Lake)			10
(2021)	Gracemont			10
(2022)	Meteor Lake			7

Technologies of Intel CPU (1/12)

What processor do?

Instruction type	Dynamic usage
Data movement	43%
Control flow	23%
Arithmetic operations	15%
Comparisons	13%
Logic operations	5%
Other	1%


- Data movement needs to be optimized
 - → CPU cache, write buffer
- ✓ Some components are idle while executing instruction
 - → Pipelining
 - → Superscalar



Technologies of Intel CPU (2/12)


Pipeline

- Execution of an instruction is divided into multiple stages
- ✓ Overlapping execution of multiple instructions



Technologies of Intel CPU (3/12)


- For the efficiency of Pipelining (no free lunch)
 - ✓ All instructions should have similar execution time (simple format)
 - RISC (addl a, b vs. movl a, %eax; addl b, %eax; movl %eax, b)
 - ✓ CPU components are independent each other → I/D cache
 - ✓ No resource conflict (sharing at the same time) → dual component
 - ✓ Overcome pipeline hazard (data, control)






Technologies of Intel CPU (3/12)

- For the efficiency of Pipelining (no free lunch)
 - ✓ All instructions should have similar execution time (simple format)
 - RISC (addl a, b vs. movl a, %eax; addl b, %eax; movl %eax, b)
 - ✓ CPU components are independent each other → I/D cache
 - ✓ No resource conflict (sharing at the same time) → dual component
 - ✓ Overcome pipeline hazard (data, control)







Technologies of Intel CPU (4/12)

- Techniques for overcome pipeline hazard
 - ✓ Compiler optimization
 - Instruction reordering
 - Loop unrolling
 - ✓ Branch prediction
 - Static prediction
 - Dynamic prediction
 - ✓ Out of order execution
 - Dynamic reordering with data flow analysis
 - ✓ Speculative execution and retirement
 - ✓ Register renaming



Technologies of Intel CPU (5/12)

P6 microarchitecture revisit

- ✓ Dynamic execution
 - Out-of-order execution
 - Branch prediction
 - Speculative execution: decouple execution and commitment (retirement unit)
 - Data flow analysis: detect independent instructions on real time
 - Register renaming
- ✓ Pipelined (12 stage) architecture, 3-way superscalar
- √ L1 cache and L2 cache




Figure 2-1. The P6 Processor Microarchitecture with Advanced Transfer Cache Enhancement



Quiz for 12th-Week 1st-Lesson

Quiz

- ✓ 1. What are the data hazard and control hazard?
- ✓ 2. What are the Meltdown and Spectre vulnerabilities?
- ✓ Due: until 6 PM Friday of this week (20th, November)




Figure 4.43 Pipelined execution of prog1 without special pipeline control. In cycle 6, the second irmovl writes its result to program register %eax. The addl instruction reads its source operands in cycle 7, so it gets correct values for both %edx and %eax.

with data hazards. Control hazards will be discussed as part of the overall pipeline control (Section 4.5.11).




Technologies of Intel CPU (6/12)

Moore's law

Moore's Law - The number of transistors on integrated circuit chips (1971-2018)



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count)
The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

Licensed under CC-BY-SA by the author Max Roser.


(Source: https://en.wikipedia.org/wiki/Moore%27s_law)



Technologies of Intel CPU (7/12)

Trend

- ✓ Increasing available transistors: multi components, multi channels
- ✓ Superscalar
- Multimedia support: SIMD
 - MMX technology
 - SSE
 - SSE2/3, AVX
- ✓ Hyper threading
- √ 64-bit Supporting
 - IA64 (EPIC)
 - Intel 64
- ✓ Multicore



Intel Core 2 Architecture

(From http://en.wikipedia.org/wiki/File:Intel_Core2_arch.svg)

Technologies of Intel CPU (8/12)

SIMD instructions

- ✓ A group of instructions can be performed in parallel
- ✓ Using MMX (64), XMM(128), YMM(256) registers
- ✓ MMX
 - integer
- ✓ SSE (Pentium 3)
 - Streaming SIMD Extension
 - Single precision floating point
- ✓ SSE2 (Pentium 4)
 - Double precision floating point
- ✓ SSE3 (Pentium 4)
 - HT support
 - 13 new SIMD instructions
- ✓ AVX (Sandy Bridge)
 - Advanced Vector Extension
 - From Sandy Bridge, 256 bit (YMM)




Figure 2-4. SIMD Extensions, Register Layouts, and Data Types



Technologies of Intel CPU (9/12)

- Hyper threading Technology
 - ✓ Support multi-threading operating system
 - 2 or more separated code streams using shared execution resources





Figure 2-5. Comparison of an IA-32 Processor Supporting Hyper-Threading Technology and a Traditional Dual Processor System



Technologies of Intel CPU (10/12)

Multi core Technology

- ✓ Intel Pentium D: dual core based on two Pentium 4 (without HT)
- ✓ Intel Core Duo, Core 2 Duo: dual core with shared bus interface (dual core performance with low cost)
- ✓ Intel Core 2 Quad Processor: Duplicated Core Duo, Core 2 Duo
 - Extreme edition: multi-core with multi architectural states (with HT)
- ✓ Intel Core i7: Quick Path Interconnect, L3, IMC,



47

Technologies of Intel CPU (11/12)

Intel 64

- ✓ Support 64bit address extension: EM64T (Extended Memory 64 Technology), x86-64, IA-32e
- ✓ new operation modes
- ✓ new/enhanced register sets
- ✓ new/enhanced instruction sets
- √ 64bit address translation





Figure 4-8. Linear-Address Translation to a 4-KByte Page using IA-32e Paging





Software Visible Register	64-Bit Mode			Legacy and Compatibility Modes		
	Name	Number	Size (bits)	Name	Number	Size (bits)
General Purpose Registers	RAX, RBX, RCX, RDX, RBP, RSI, RDI, RSP, R8-15	16	64	EAX, EBX, ECX, EDX, EBP, ESI, EDI, ESP	8	32
Instruction Pointer	RIP	1	64	EIP	1	32
Flags	EFLAGS	1	32	EFLAGS	1	32
FP Registers	ST0-7	8	80	ST0-7	8	80
Multi-Media Registers	MM0-7	8	64	MM0-7	8	64
Streaming SIMD Registers	XMM0-15	16	128	XMM0-7	8	128
Stack Width			64			16 or 32



Technologies of Intel CPU (12/12)

- VT (Virtualization Technology)
 - ✓ VMX (Virtual Machine Extension)
 - Direct execution
 - New privilege level







CPU information in Linux

Iscpu

```
choijm@embedded: ~
Run 'do-release-upgrade' to upgrade to it.
Last login: Wed Nov 21 12:44:22 2018 from 172.25.235.170
choiim@embedded:~$
choiim@embedded:~$ lscpu
Architecture:
                       x86 64
CPU op-mode(s):
                       32-bit, 64-bit
Byte Order:
                      Little Endian
CPU(s):
On-line CPU(s) list: 0,1
Thread(s) per core:
Core(s) per socket:
Socket(s):
NUMA node(s):
Vendor ID:
                       GenuineIntel
CPU family:
Model:
Model name:
                      Intel(R) Core(TM)2 Duo CPU
                                                     E7500 @ 2.93GHz
Stepping:
                      10
CPU MHz:
                       2933,000
CPU max MHz:
                      2933.0000
CPU min MHz:
                      1600.0000
BogoMIPS:
                      5852.10
Virtualization:
                      VT-x
Lld cache:
                       32K
Lli cache:
                       32K
L2 cache:
                       3072K
NUMA node0 CPU(s):
                      0.1
Flags:
                       fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca
cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm con
stant tsc arch perfmon pebs bts rep good nopl cpuid aperfmperf pni dtes64 monito
r ds cpl vmx est tm2 ssse3 cx16 xtpr pdcm sse4 1 xsave lahf lm pti retpoline tpr
shadow vnmi flexpriority dtherm
choijm@embedded:~$
```

```
[root@prism81 ~1# 1scpu
                      x86 64
Architecture:
                      32-bit, 64-bit
CPU op-mode(s):
                      Little Endian
Byte Order:
                      32
CPU(s):
On-line CPU(s) list: 0-31
Thread(s) per core:
Core(s) per socket:
Socket(s):
NUMA node(s):
Vendor ID:
                      GenuineIntel
CPU family:
Model:
                      63
Stepping:
                      2400.043
CPU MHz:
BogoMIPS:
                      4799.30
Virtualization:
                      VT-x
L1d cache:
                      32K
L1i cache:
                      32K
L2 cache:
                      256K
L3 cache:
                      20480K
NUMA node0 CPU(s):
                      0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30
NUMA node1 CPU(s):
                      1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31
```

x86-64: extending IA32 to 64-bit CPU (1/4)

- From IA32 to Intel64 (a.k.a. x86 and x86-64, respectively)
 - ✓ Intel traditional ISA: called as IA32
 - Start at 1985 (80386)
 - Evolution: add new instructions (e.g. conditional move), also keep backward compatibility
 - ✓ New Intel ISA for 64-bit CPU: called as IA64
 - Totally new ISAs called EPIC (Explicitly Parallel Instruction Computing)
 → MIMD
 - Market name: Itanium (2001)
 - ✓ AMD ISA for 64-bit CPU: called x86-64
 - Compatible with IA32 → win at the market
 - Intel follows: Intel64
 - AMD renames AMD64 (but x86-64 "persists as a favored name")



(Source: https://www.extremetech.com/extreme/167168-the-chip-that-changed the world-amds-64-bit-fx-51-ten-years-later/2)

x86-64: extending IA32 to 64-bit CPU (2/4)

Features of x86-64

- ✓ New data type
 - Pointer becomes 8 bytes
- ✓ Make use of RISC techniques
 - 8 GPR → 16 GPR
 - Register based arguments passing
- \checkmark 2⁶⁴ address space (2⁴⁸ in practical)
- ✓ Backward compatible
 - Can run existing SW in compatible mode

C declaration	Intel data type	Assembly code suffix	x86-64 size (bytes)	IA32 Size
char	Byte	ъ	1	1
short	Word	W	2	2
int	Double word	1	4	4
long int	Quad word	q	8	4
long long int	Quad word	q	8	8
char *	Quad word	q	8	4
float	Single precision	s	4	4
double	Double precision	d	8	8
long double	Extended precision	t	10/16	10/12

Figure 3.34 Sizes of standard data types with x86-64. These are compared to the sizes for IA32. Both long integers and pointers require 8 bytes, as compared to 4 for IA32.




Figure 3.35 Integer registers. The existing eight registers are extended to 64-bit versions, and eight new registers are added. Each register can be accessed as either 8 bits (byte), 16 bits (word), 32 bits (double word), or 64 bits (quad word).

x86-64: extending IA32 to 64-bit CPU (3/4)

Assembly code example1

- ✓ Syntax: 1) rax instead of eax, 2) movq instead of movl, 3) argument passing using registers, 4) No stack frame if possible, 5) make use of PIC (Position Independent Code), ...
 - Register passing →7 memory references vs. 3 memory references

```
long int simple_l(long int *xp, long int y)
                {
                      long int t = *xp + y;
                      *xp = t;
                      return t;
                7
IA32 implementation of function simple_1.
                                                               x86-64 version of function simple_1.
xp at %ebp+8, y at %ebp+12
                                                               xp in %rdi, y in %rsi
simple_1:
                                                                simple_1:
                                                                          %rsi, %rax
  pushl
           %ebp
                                                                  movq
                                                                                           Copy y
                            Save frame pointer
                                                                          (%rdi), %rax
                                                                  addq
                                                                                           Add *xp to get t
           %esp, %ebp
                            Create new frame pointer
  movl
                                                                          %rax, (%rdi)
                                                                  movq
                                                                                           Store t at xp
                                                                                                           (W)
           8(%ebp), %edx
  movl
                            Retrieve xp
                                                   (R)
                                                                  ret
                                                                                                           (R)
                                                                                           Return
           12(%ebp), %eax
  movl
                            Retrieve yp
                                                   (R)
  addl
           (%edx), %eax
                            Add *xp to get t
                                                   (R)
           %eax. (%edx)
  movl
                            Store t at xp
                                                  (W)
           %ebp
                            Restore frame pointer
  popl
                                                   (R)
   ret
                                                  (R)
                            Return
```



x86-64: extending IA32 to 64-bit CPU (4/4)

Assembly code example2

```
@ choiim@LAPTOP-LR5HOQBH: ~/Syspro/LN4
choiim@LAPTOP-LR5HOQBH:~/Syspro/LN4$
choim@LAPTOP-LR5HOQBH:~/Syspro/LN4$ more test.c
#include <stdio.h>
int a = 10:
int b = 20:
int c:
int main()
        printf("C = %dWn". c);
choiim@LAPTOP-LR5HOQBH:~/Syspro/LN4$
choiim@LAPTOP-LR5HOQBH:~/Syspro/LN4$ gcc -S -o test64.s test.c -m64
choim@LAPTOP-LR5HOQBH:~/Syspro/LN4$
choim@LAPTOP-LR5HOQBH:~/Syspro/LN4$ acc -S -o test32.s test.c -m32
choiim@LAPTOP-LR5HOQBH:~/Syspro/LN4$
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4$ gcc -v
Usina built-in specs.
COLLECT_LTO_WRAPPER=/usr/lib/gcc/x86_64-linux-gnu/9/lto-wrapper
OFFLOAD_TARGET_NAMES=nvptx-none:hsa
OFFLOAD_TARGET_DEFAULT=1
Target: x86_64-linux-gnu
Configured with: ../src/configure -v --with-pkgversion='Ubuntu 9.3.0-1
Oubuntu2' --with-bugurl=file:///usr/share/doc/gcc-9/README.Bugs --enab
le-languages=c,ada,c++,go,brig,d,fortran,objc,obj-c++,gm2 --prefix=/us
r --with-gcc-major-version-only --program-suffix=-9 --program-prefix=x
86_64-linux-gnu- --enable-shared --enable-linker-build-id --libexecdir
=/usr/lib --without-included-gettext --enable-threads=posix --libdir=/
usr/lib --enable-nls --enable-clocale=gnu --enable-libstdcxx-debug --e
nable-libstdcxx-time=ves --with-default-libstdcxx-abi=new --enable-qnu
-unique-object --disable-vtable-verify --enable-plugin --enable-defaul
t-pie --with-system-zlib --with-target-system-zlib=auto --enable-obic-
loc=auto --enable-multiarch --disable-werror --with-arch-32=i686 --with
-abi=m64 --with-multilib-list=m32,m64,mx32 --enable-multilib --with-tu
ne=generic --enable-offload-targets=nvptx-none.hsa --without-cuda-driv
er --enable-checking=release --build=x86_64-linux-gnu --host=x86 64-li
nux-gnu --target=x86_64-linux-gnu
Thread model: posix
gcc version 9.3.0 (Ubuntu 9.3.0-10ubuntu2)
choiim@LAPTOP-LR5HOQBH:~/Syspro/LN4$
```

```
П
Ochoiim@LAPTOP-LR5HOQBH: ~/Syspro/LN4
        .comm c.4.4
        .section
                        .rodata
LCO:
       .string "C = %d\n
       .text
        .globl main
              main. @function
       .type
.LFB0:
       .cfi startproc
       endbr32
               4(%esp), %ecx
        .cfi_def_cfa 1, 0
               $-16. %esp
               -4(%ecx)
       pushl
               %ebp
       .cfi escape 0x10.0x5.0x2.0x75.0
               %esp. %ebp
               %ebx
       push! %ecx
       .cfi escape 0xf.0x3.0x75.0x78.0x6
        .cfi escape 0x10.0x3.0x2.0x75.0x7c
       call
                 _x86.get_pc_thunk.ax
               $_GLOBAL_OFFSET_TABLE_, %eax
       add
               a@GOTOFF(%eax), %ecx
       mov
               b@GOTOFF(%eax). %edx
       mov
       add
               %edx. %ecx
       mov
               c@GOT(%eax), %edx
               %ecx, (%edx)
       mov
               c@GOT(%eax), %edx
       mov l
               (%edx). %edx
       mov
               $8, %esp
       subl
       pushl
               %edx
               .LCO@GOTOFF(%eax), %edx
       leal
               %edx
       pushl
       movI
               %eax, %ebx
       call
               printf@PLT
               $16. %esp
       addl
               $0. %eax
               -8(%ebp), %esp
               %ecx
       .cfi restore 1
       .cfi_def_cfa 1, 0
              %ebx
test32.s" line 59
```

```
Ochoijm@LAPTOP-LR5HOQBH: ~/Syspro/LN4
        .data
        .alian 4
        .type a, @object
              a. 4
        size
        . long
        .glob1
        .alian 4
        .type b. @object
        .size
               b. 4
        . long
               20
        COMM
               c.4.4
        .section
                        .rodata
        .strina "C = %d₩n
        .globl main
               main. @function
main:
.LFB0:
        .cfi startproc
        endbr64
        pusha %rbp
        .cfi def cfa offset 16
        .cfi offset 6. -16
              %rsp. %rbp
        .cfi_def_cfa_register 6
               a(%rip), %edx
               b(%rip), %eax
        mov
        addl
                %edx, %eax
                %eax, c(%rip)
        movi
                c(%rip), %eax
        mov
                %eax, %esi
        mov
                .LCO(%rip), %rdi
        leag
                $0. %eax
        movi
        call
                printf@PLT
                $0. %eax
        popa
               %rbp
        .cfi_def_cfa 7, 8
        .cfi endproc
 LFE0
        .size main. .-main
 test64.s" line 47
```



Summary

- Discuss the issues of ISA
- Grasp several operand addressing modes
- Understand how the context switch works
- Apprehend the technologies of IA
 - ✓ Pipelining
 - ✓ Dynamic execution
 - ✓ Cache (L1, L2, L3)
 - ✓ Superscalar
 - ✓ MMX
 - ✓ Hyper-threading
 - ✓ Multi core
 - ✓ Intel 64
 - ✓ Virtualization Technology




Quiz for 12th-Week 2nd-Lesson

Quiz

- ✓ 1. Discuss the differences between x86 and x86-64 in an assembly code (at least 3)
- ✓ 2. What is the NUMA that you can see the "Iscpu" command?
- ✓ Bonus). Discuss the differences between CPU and GPU in the viewpoint of ALU (Arithmetic and Logic Unit).
- ✓ Due: until 6 PM Friday of this week (20th, November)

```
# 1scpu
                                                      # numactl - hardware
Architecture:
                       x86 64
                                                      available: 4 nodes (0-3)
CPU op -mode(s):
                       32-bit, 64-bit
                                                     node 0 cpus: 0 4 8 12 16 20 24 28 32 36
Byte Order:
                       Little Endian
                                                     node 0 size: 65415 MB
CPU(s):
                                                     node 8 free: 63482 MB
On-line CPU(s) list:
                                                     node 1 cpus: 2 6 10 14 18 22 26 30 34 38
Thread(s) per core:
                                                     node 1 size: 65536 MB
Core(s) per socket:
                                                     node 1 free: 63968 MB
CPU socket(s):
                                                     node 2 cpus: 1 5 9 13 17 21 25 29 33 37
NUMA node(s):
                                                     node 2 size: 65536 MB
                                                     node 2 free: 63897 MB
L1d cache:
                       32K
                                                     node 3 cpus: 3 7 11 15 19 23 27 31 35 39
L11 cache:
                                                     node 3 size: 65536 MB
L2 cache:
                                                      node 3 free: 63971 MB
L3 cache:
NUMA node0 CPU(s):
                      0,4,8,12,16,20,24,28,32,36
NUMA node1 CPU(s):
                      2,6,10,14,18,22,26,30,34,38
NUMA node2 CPU(s):
                      1,5,9,13,17,21,25,29,33,37
                                                       1: 21 10 21 21
NUMA node3 CPU(s):
                      3,7,11,15,19,23,27,31,35,39
                                                       2: 21 21 10 21
                                                       3: 21 21 21 10
```



(source: https://www.slideshare.net/tommylee98229/shak-larryjederperfandtuningsummit14part1final)