# Lecture Note 7. IA: History and Features

November 7, 2021

Jongmoo Choi Dept. of Software Dankook University <u>http://embedded.dankook.ac.kr/~choijm</u>


(Copyright © 2020 by Jongmoo Choi, All Rights Reserved. Distribution requires permission)

DANKOOK UNIVERSI

### **Objectives**

- Discuss Issues on ISA (Instruction Set Architecture)
  - Opcode and operand addressing modes
- Apprehend how ISA affects system program
  - Context switch, memory alignment, stack overflow (buffer overflow)
- Describe the history of IA (Intel Architecture)
- Grasp the key technologies in recent IA
  - ✓ Pipeline and Moore's law
- Refer to Chapter 3, 4 in the CSAPP and Intel SW Developer





### Consideration on ISA (Instruction Set Architecture)

	\$1, %ecx -4(%ebx, %ebp, 4), %eax func1
--	---

- ✓ opcode issues
  - how many? (add vs. inc → RISC vs. CISC)
  - multi functions? (SISD vs. SIMD vs. MIMD …)
- ✓ operand issues
  - fixed vs. variable operands
  - fixed: how many?
  - operand addressing modes
- ✓ performance issues
  - pipeline
  - superscalar
  - multicore

	f bits	n bits	n bits	n bits
ο	pcode	operand 1	operand 2	operand 3
	f bits	n bits	n bits	_
0	pcode	operand 1	operand 2	
	f bits	n bits	_	-
C	pcode	operand 1		



### Issues on ISA (2/2)

- Features of IA (Intel Architecture)
  - Basically CISC (Complex Instruction Set Computing)
    - Variable length instruction
    - Variable number of operands (0~3)
    - Diverse operand addressing modes
    - Stack based function call
    - Supporting SIMD (Single Instruction Multiple Data)
  - ✓ Try to take advantage of RISC (Reduced Instruction Set Computing)
    - Micro-operations (for instance, an instruction of "add %eax, a" is divided into three u-ops, and each u-op is executed in a pipeline manner)
    - Load-store architecture
    - Independent multi-units
    - Out-of-order execution
    - Register based function call on x64
    - Register renaming
    - ...



### **RISC and CISC summary**

#### Aside RISC and CISC instruction sets

IA32 is sometimes labeled as a "complex instruction set computer" (CISC—pronounced "sisk"), and is deemed to be the opposite of ISAs that are classified as "reduced instruction set computers" (RISC—pronounced "risk"). Historically, CISC machines came first, having evolved from the earliest computers. By the early 1980s, instruction sets for mainframe and minicomputers had grown quite large, as machine designers incorporated new instructions to support high-level tasks, such as manipulating circular buffers, performing decimal arithmetic, and evaluating polynomials. The first microprocessors appeared in the early 1970s and had limited instruction sets, because the integrated-circuit technology then posed severe constraints on what could be implemented on a single chip. Microprocessors evolved quickly and, by the early 1980s, were following the path of increasing instruction-set complexity set by mainframes and minicomputers. The x86 family took this path, evolving into IA32, and more recently into x86-64. Even the x86 line continues to evolve as new classes of instructions are added based on the needs of emerging applications.

The RISC design philosophy developed in the early 1980s as an alternative to these trends. A group of hardware and compiler experts at IBM, strongly influenced by the ideas of IBM researcher John Cocke, recognized that they could generate efficient code for a much simpler form of instruction set. In fact, many of the high-level instructions that were being added to instruction sets were very difficult to generate with a compiler and were seldom used. A simpler instruction set could be implemented with much less hardware and could be organized in an efficient pipeline structure, similar to those described later in this chapter. IBM did not commercialize this idea until many years later, when it developed the Power and PowerPC ISAs.

The RISC concept was further developed by Professors David Patterson, of the University of California at Berkeley, and John Hennessy, of Stanford University. Patterson gave the name RISC to this new class of machines, and CISC to the existing class, since there had previously been no need to have a special designation for a nearly universal form of instruction set.

Comparing CISC with the original RISC instruction sets, we find the following general characteristics:

CISC	Early RISC			
A large number of instructions. The Intel document describing the complete set of instructions [28, 29] is over 1200 pages long.	Many fewer instructions. Typically less than 100.			
Some instructions with long execution times. These include instructions that copy an entire block from one part of memory to another and others that copy multiple registers to and from memory.	No instruction with a long execution time. Some early RISC machines did not even have an integer multiply instruction, requiring compilers to implement multiplication as a sequence of additions.			
	(Source: C			

CISC	Early RISC
Variable-length encodings, IA32 instructions can range from 1 to 15 bytes.	Fixed-length encodings. Typically all instructions are encoded as 4 bytes.
Multiple formats for specifying operands. In IA32, a memory operand specifier can have many different combinations of displacement, base and index registers, and scale factors.	Simple addressing formats. Typically just base and displacement addressing.
Arithmetic and logical operations can be applied to both memory and register operands.	Arithmetic and logical operations only use register operands. Memory referencing is only allowed by <i>load</i> instructions, reading from memory into a register, and <i>store</i> instructions, writing from a register to memory. This convention is referred to as a <i>load/store</i> architecture.
Implementation artifacts hidden from machine- level programs. The ISA provides a clean abstraction between programs and how they get executed.	Implementation artifacts exposed to machine- level programs. Some RISC machines prohibit particular instruction sequences and have jumps that do not take effect until the following instruction is executed. The compiler is given the task of optimizing performance within these constraints.
Condition codes. Special flags are set as a side effect of instructions and then used for conditional branch testing.	No condition codes. Instead, explicit test instructions store the test results in normal registers for use in conditional evaluation.
Stack-intensive procedure linkage. The stack is used for procedure arguments and return addresses.	Register-intensive procedure linkage. Registers are used for procedure arguments and return addresses. Some procedures can thereby avoid any memory references. Typically, the processor has many more (up to 32) registers.

in advance of the actual instruction execution, the processor can sustain a very high execution rate.

(Source: CS&PP Chapter 4)


# Operand addressing modes (1/5)

- Addressing modes
  - Immediate addressing
  - Register addressing
  - Register Indirect addressing
  - Direct (Absolute) addressing
  - ✓ Indirect addressing
  - ✓ Base plus Offset addressing
  - ✓ Base plus Index addressing
  - ✓ Base plus Scaled Index addressing
  - ✓ Base plus Scaled Index plus Offset addressing
  - ✓ Stack addressing




### Operand addressing modes (2/5)

#### Subtle differences in operand



### Operand addressing modes (3/5)



### Operand addressing modes (4/5)

A choijm@sungmin-Samsung-DeskTop-System: ~/syspro/chap7

array, 40


.data

/\* Based-index addressing example by choijm, Nov. 5th \*/

23

\_ 0

- Example
  - ✓ Base plus Scaled index plus offset



#### Summary

Туре	Form	Operand value	Name
Immediate	\$Imm	Imm	Immediate
Register	Ea	$R[E_{\alpha}]$	Register
Memory	Imm	M[Imm]	Absolute
Memory	(E <sub>11</sub> )	M[R[E <sub>a</sub> ]]	Indirect
Memory	$Imm(E_b)$	$M[Imm + R[E_b]]$	Base + displacement
Memory	$(E_{t_i}, E_i)$	$M[R[E_b] + R[E_i]]$	Indexed
Memory	$Imm(E_b, E_i)$	$M[Imm + R[E_b] + R[E_i]]$	Indexed
Memory	$(, E_{i}, s)$	$M[R[E_i] \cdot s]$	Scaled indexed
Memory	$Imm(, E_i, s)$	$M[Imm + R[E_i] - s]$	Scaled indexed
Memory	$(E_b, E_i, s)$	$M[R[E_b] + R[E_i] \cdot s]$	Scaled indexed
Memory	$Imm(E_{b},E_{i},s)$	$M[Imm + R[E_b] + R[E_i] \cdot s]$	Scaled indexed


Figure 3.3 Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor *x* must be either 1, 2, 4, or 8.

#### (Source: CSAPP Chapter 3)




### Impact of ISA on system program: Multitasking (1/5)

- Time sharing system
  - ✓ Tasks run interchangeable
  - $\checkmark$  Need to remember where to start  $\rightarrow$  Context
    - Context: registers, address space, opened files, IPCs, …
  - ✓ Context switch
    - When: timeout(time quantum expired), sleep, blocking I/O, ...
    - How
      - Context save: CPU registers → task structure (memory)
      - Context restore: task structure (memory) → CPU registers



# Impact of ISA on system program: Multitasking (2/5)






Time quantum is expired, system program (scheduler) selects a Task B to run next.



# Impact of ISA on system program: Multitasking (3/5)



- Time quantum is expired, system program (scheduler) selects a Task B to run next.
- **Time quantum is expired, again. Task A is scheduled. Then where to start?**




### Impact of ISA on system program: Multitasking (4/5)

Virtual CPU: how to switch back to A stack stack 2 EIP **ESP** heap heap EAX data data movl \$10, %eax registers movl \$2, %eax call func1 pushl %eax text addl %eax, %ebx . . text EIP EIP ... **ESP ESP Address space** Address space EAX EAX for Task B for Task A **Figure 1A's Hyper Threading** virtual CPU in virtual CPU insupports context switch at task structure Bardware level task structure A (thread) (thread)

14

### Impact of ISA on system program: Multitasking (5/5)

- Time sharing system
  - ✓ Tasks run interchangeable
  - $\checkmark$  Need to remember where to start  $\rightarrow$  Context
    - Context: registers, address space, opened files, IPCs, …
  - ✓ Context switch
    - When: timeout(time quantum expired), sleep, blocking I/O, ...
    - How
      - Context save: CPU registers → task structure (memory)
      - · Context restore: task structure (memory) → CPU registers




### Quiz for 11<sup>th</sup>-Week 1<sup>st</sup>-Lesson

### Quiz

- I. Explain the differences between "movl \$array, %ebx" and "movl array, %ebx" in operand addressing modes.
- ✓ 2. Assume that a student reads three books (called A, B, C) in a library. Also assume that he/she reads a book for 10 minutes and turns to a next book. Explain the context save and context restore in this scenario. What are the CPU registers and task structure in this scenario?
- ✓ Due: until 6 PM Friday of this week (19th, November)

	dex addressing example by choijm, Nov. 5th */	1
.data	array, 40	
	allay, 40	
	3	
	"Sum of array - soin"	
	main, grunction	
	eo, ecop	
	SO BOOK	
	euroy, euro	
	50 Boox	
	An ar	100
		- 11
		=
130		
		1000
	array: .long	<pre>array: .long 2 .long 3 .long 4 .long 7 .long 7 .long 6 .long 9 .long 9 .long 9 .long 9 .long 9 .long 9 .long 9 .long 9 .long 10 .toring "Sum of array = %d\n" .tering "Sum</pre>



(Source: www.analyticsvidhya.com/blog/2019/01/27-amazing-data-science-books-every-data-scientist-should-read/)

### Impact of ISA on system program: Memory Usage (1/5)


#### Little Endian vs. Big Endian

			html/syspro/ 터미널( <u>T</u> )		도움말(H)
	<stdio.< td=""><td>h&gt; 345678;</td><td></td><td>2121(0)</td><td></td></stdio.<>	h> 345678;		2121(0)	
print	f("p a[	3] = %×₩	*)&a: p_a[0]] p~: p_a[3]) [X] _choijm@embedded:~		
ocalhost choijm]\$ ocalhost choijm]\$ ocalhost choijm]\$ uname -a alhost choijm]\$ uname -a alhost choijm]\$ uname -a alhost choijm]\$ ocalhost choijm]\$	_order.c 175 11월 19 20:18		int a = 0x1 unsigned ch p_a = (unsi printf("p_a printf("p_a choi;meenbedded ~ 9 choi;meenbedded ~ 9	2345678; ar +p_a; gned char +)&a [0] = %x\n", p_a[0]); [3] = %x\n", p_a[3]); uname -a Generic_127127-11 su gcc byte_order.c	n4u sparc SUN₩,Sun-Fire-880 Solar

### Impact of ISA on system program: Memory Usage (2/5)

#### Little Endian vs. Big Endian

Continuing our earlier example, suppose the variable x of type int and at address 0x100 has a hexadecimal value of 0x01234567. The ordering of the bytes within the address range 0x100 through 0x103 depends on the type of machine:



### Impact of ISA on system program: Memory Usage (3/5)

• Where can we see the little endian?

#### ✓ readelf command

Ochoijm@LAPTOP-LR5HOQBH: ∼/Syspro/LN4	<sup>(</sup> <sup>(</sup> ) choijm@LAPTOP-LR5HOQBH: ~/Syspro/LN4
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4\$	choijm@LAPTOP-LR5H0QBH:~/Syspro/LN4\$
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4\$ more test.c	choijm@LAPTOP-LR5H0QBH:~/Syspro/LN4\$ readelf -a a.out
#include <stdio.h></stdio.h>	ELF Header:
	Magic: 7f 45 4c 46 02 01 01 00 00 00 00 00 00 00 00 00
int a = 10;	Class: ELF64
int b = 20;	Data: 2's complement, little endian
int c;	Version:
	OS/ABI: UNIX - System V
int main()	ABI Version: 0
	Type: DYN (Shared object file)
c = a + b;	Machine: Advanced Micro Devices X86-64
printf("C = %d\n", c);	Version: 0x1
	Entry point address: 0x1060
choijm@LAPTOP-LR5H0QBH:~/Syspro/LN4\$	Start of program headers: 64 (bytes into file)
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4\$ gcc -c test.c	Start of section headers: 14784 (bytes into file)
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4\$	Flags: 0x0
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4\$ size test.o	Size of this header: 64 (bytes)
text data bss dec hex filename	Size of program headers: 56 (bytes)
156 8 0 164 a4 test.o	Number of program headers: 13
choijm@LAPTOP-LR5H0QBH:~/Syspro/LN4\$	Size of section headers: 64 (bytes)
choijm@LAPTOP-LR5H00BH:~/Syspro/LN4\$ gcc test.c	Number of section headers: 31
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4\$	Section header string table index: 30
choi)m@LAPTOP-LR5H0GBH:~/Syspro/LN4\$ size a.out	
text data bss dec hex filename	Section Headers:
1595 608 8 2211 8a3 a.out	[Nr] Name Type Address Offset
choijm@LAPTOP-LR5H0gBH:~/Syspro/LN4\$	Size EntSize Flags Link Info Align
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4\$ objdump -h a.out	[0] NULL 000000000000 0000000
00 815 9 8 Factor 108 100	
a.out: file format elf64-x86-64	[ 1] .interp PROGBITS 00000000000318 00000318
	0000000000001c 00000000000 A 0 0 1
Sections:	[2] .note.gnu.propert NOTE 00000000000338 00000338
ldx Name Size VMA LMA File off Algn	000000000000000000000000000000 A 0 0 8
0.interp 0000001c 0000000000318 000000000318 00000318 2**0	[3] .note.gnu.build-i NOTE 00000000000358 00000358
CONTENTS, ALLOC, LOAD, READONLY, DATA	00000000000024 00000000000 A 0 0 4
1 .note.gnu.property 00000020 00000000000338 000000000338 00000338 2**3	[4] .note.ABI-tag NOTE 0000000000037c 0000037c
CONTENTS, ALLOC, LOAD, READONLY, DATA	00000000000000000000000000000000000000
2 .note.gnu.build-id 00000024 00000000000358 0000000000358 00000358 2**2	[5].gnu.hash GNU_HASH 0000000000003a0 000003a0
CONTENTS, ALLOC, LOAD, READONLY, DATA	000000000000024 000000000000 A 6 0 8
3 .note.ABI-tag 00000020 0000000000037c 000000000037c 00000037c 2**2	[6].dynsym DYNSYM 00000000003c8 000003c8
CONTENTS, ALLOC, LOAD, READONLY, DATA	000000000000008 00000000018 A 7 1 8
4 .gnu.hash 00000024 0000000000003a0 0000000003a0 000003a0 2**3	[7].dynstr STRTAB 00000000000470 00000470 ~
	SYSPRE

### Impact of ISA on system program: Memory Usage (4/5)

- Memory Alignment in data structure
  - ✓ To reduce memory fetch numbers (and atomicity)
  - To consider cache line boundary (and false sharing)

```
X
P choim@sungmin-Samsung-DeskTop-System: ~/syspro/chap7
    /* Byte alignment test bu choiim */
  2 #include <stdio.h>
  3
  4
    // #define TEST PACKED
  6 #ifdef TEST PACKED
    typedef struct {
  7
  8
        int a;
        double d1;
 10
        char ch:
        double d2:
 12
      attribute
                     (packed)) Test;
 13 #else
 14 typedef struct {
 15
        int a;
 16
        double d1;
                                        Depend on compiler and CPU
 17
        char ch;
        double d2;
 19
    } Test;
                                         " attribute ((packed))"
 20 #endif
 22 int main()
 23
 24
        Test test;
 25
        printf("Size of Test is %d\n", sizeof(test));
 2.6
 27
                                                                        모부
                                                         27.1
byte alignment.c
"byte alignment.c" 27L, 377C
                                        20
```

### Impact of ISA on system program: Memory Usage (5/5)

#### Memory Alignment in stack

 ✓ Need 16 bytes (8 for local variables and 8 for arguments) → But allocate 24 bytes for 16 bytes alignment in a frame (recommended by IA)

```
int swap_add(int *xp, int *yp)
     ł
Z
3
         int x = *xp:
         int y = *yp;
         *xp = y:
         *vp = x:
 B
         return x + y;
9
10
     int caller()
11
12
         int arg1 = 534;
13
         int arg2 = 1057;
14
         int sum = swap_add(karg1, karg2);
15
         int diff = arg1 - arg2;
16
17
18
         return sum * diff:
19
Figure 3.23 Example of procedure definition and call.
            (Source: CSAPP)
```

1	caller:		
2	pushl	%ebp	Save old %ebp
3	movl	%esp, %ebp	Set Lebp as frame pointer
4	subl	\$24, %esp	Allocate 24 bytes on stack
5	movl	\$534, -4(%ebp)	Set arg1 to 534
6	movl	\$1057, -8(%ebp)	Set arg2 to 1057
1	leal	-8(%ebp), %eax	Compute Aurg2
8	movl	%eax, 4(%esp)	Store on stack
8	leal	-4(%ebp), %eax	Compute Eargi
10	movl	%eax, (%esp)	Store on stack
11	call	swap_add	Call the swap_add function





Figure 3.24 Stack frames for caller and swap\_add. Procedure swap\_add retrieves arguments from the stack frame for caller.

### Revisit the stack in LN 6


### Another way for 16 bytes alignment in gcc



### Impact of ISA on system program: Buffer Overflow (1/3)

### Buffer overflow

- Due to the no boundary check
- How to thwart buffer overflow
  - Stack randomization
    - · One step further: ASLR (Address Space Layout Randomization)
      - → even code, data and heap
  - Stack guard (e.g. Canary)



### Impact of ISA on system program: Buffer Overflow (2/3)

#### Stack randomization

A choiim@LAPTOP-LR5HOOBH: ~/Svspro/LN4 A choiim@LAPTOP-LR5HOQBH: ~/Syspro/LN4 X choijm@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ vi stack\_struct.c choiim@LAPTOP-LR5HOOBH:~/Svspro/LN4\$ cat /proc/svs/kernel/randomize va space hoi im@LAPTOP-LR5H00BH:~/Syspro/LN4\$ cat stack struct.c /\* stack\_struct.c: stack structure analysis, by choijm. choijm@dku.edu \*/ cholim@LAPTOP-LR5H00BH:~/Syspro/LN4\$ echo 0 | sudo tee /proc/sys/kernel/randomize va space #include <stdio.h> int func2(int x, int y) { choijm@LAPTOP-LR5HOOBH: ~/Syspro/LN4\$ int f2\_local1 = 21, f2\_local2 = 22; choiim@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ ./a.out int \*pointer; func2 local: 0xffffd3f0. 0xffffd3f4. 0xffffd3f8 0xffffd3f0 21 printf("func2 local: \ttsp, \ttsp, \ttsp\n", &f2\_local1, &f2\_local2. &pointer); 0xffffd3ec -11272pointer = &f2\_local1; 0xffffd3fc 472302336 printf("梉%p 梉%d炳n", (pointer), \*(pointer)); 0xffffd400 -134520832printf("#t%p #t%d#n", (pointer-1), \*(pointer-1)); 0xffffd404 Ω printf("#t%p #t%d#n", (pointer+3), \*(pointer+3)); 0xffffd408 -11208printf("#t%p #t%d#n", (pointer+4), \*(pointer+4)); // new y = 112 printf("#t%p #t%d#n", (pointer+5), \*(pointer+5)); // new choiim@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ printf("桝t%p 桝t%d炳n", (pointer+6), \*(pointer+6)); // new choijm@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ ./a.out \*(pointer+4) = 333;func2 local: 0xffffd3f0, 0xffffd3f4. 0xffffd3f8 printf("#ty = %d#n", y); 0xffffd3f0 21 return 222; 0xffffd3ec -11272967315200 0xffffd3fc 0xffffd400 -134520832void func1() { int ret val, f1 local1 = 11, f1 local2 = 12; 0xffffd404 0 0xffffd408 -11208ret val = func2(111, 112); v = 112cholim@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ gcc -fno-stack-protector stack struct.c -m32 choijm@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ int main() { choiim@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ ./a.out func1(); func2 local: 0xffffd3fc, Oxffffd3f8 0xffffd3f4 choijm@LAPTOP-LR5H00BH:~/Syspro/LN4\$ gcc\_stack\_struct.c\_-m32 0xffffd3fc 21 choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4\$ ./a.out 0xffffd3f8 22 func2 local: 0xff9df5f0, 0xff9df5f4. 0xff9df5f8 0xffffd408 -112080xff9df5f0 21 0xffffd40c 1448436529 0xff9df5ec -6425096 0xff9df5fc 1935993600 0xffffd410 111 0xff9df600 -135065600 0xffffd414 112 0xff9df604 0 y = 1120xff9df608 -6425032 Segmentation fault v = 112otim@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ shoijm@LAPTOP-LR5HOQBH:~/Syspro/LN4\$ ./a.out holim@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ acc --version func2 local: 0xff932970. 0xff932974. 0xff932978 0xff932970 acc (Ubuntu 9.3.0-10ubuntu2) 9.3.0 21 -71328080xff93296c Copyright (C) 2019 Free Software Foundation, Inc. 0xff93297c -1763943680This is free software; see the source for copying co<mark>n</mark>ditions. There is NO 0xff932980 -135049216 warranty; not even for MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. 0xff932984 0 0xff932988 -7132744y = 112hotjm@LAPTOP-LR5HOOBH:~/Syspro/LN4\$ the i im@ APTOP-L R5H00BH: ~/Syspro/LN4\$

### Impact of ISA on system program: Buffer Overflow (3/3)


echo:

### Stack protector

- Typical example: canary
- Included as default in modern gcc



Figure 3.33	
Stack organization for echo function with stack protector enabled. A	Stack fra for ca
special "canary" value is positioned between array buf and the saved state.	
The code checks the canary value to determine whether	Stack fra
or not the stack state has been corrupted.	TOT EC



pushl	%ebp	
movl	%esp, %ebp	
pushl	%ebx	
subl	\$20, %esp	
movl	%gs:20, %eax	Retrieve canary
movl	%eax, -8(%ebp)	Store on stack
xorl	%eax, %eax	Zero out register
leal	-16(%ebp), %ebx	Compute buf as %ebp-16
movl	%ebx, (%esp)	Store buf at top of stack
call	gets	Call gets
movl	%ebx, (%esp)	Store buf at top of stack
call	puts	Call puts
movl	-8(%ebp), %eax	Retrieve canary
xorl	%gs:20, %eax	Compare to stored value
je	.L19	If =, goto ok
call	stack_chk_fail	Stack corrupted!
.L19;	4	ole :
addl	\$20, %esp	Normal return
popl	%ebx	
popl	%ebp	
ret		



### Intel CPU History (1/9)

- **8080 (1974)** 
  - ✓ 8bit register, 8bit bus, 64KB memory support
- 8086 (1978)
  - 16bit register, 16bit data bus, 20bit address bus (8088: 8bit data bus for backward compatibility, others are same as 8086), 1<sup>st</sup> generation of x86 ISA
  - Segmentation (real addressing mode, 1MB memory support)
- 80286 (1982)
  - ✓ 16bit, 24bit address bus
  - Segmentation (use segment descriptors, 16MB memory support)
  - ✓ 4 privilege level
- **80386 (1985)** 
  - ✓ 32bit register and bus (80386 SX: 16bit bus for backward compatibility)
  - First 32bit addressing (4GB memory support)
  - Paging with a fixed 4-KBytes page size



## Intel CPU History (2/9)

- **80486 (1989)** 
  - Pipelining support (3 stages of execution, introduce u-op)
  - ✓ Use L1 cache (keep recently used instruction, 8KB)
  - ✓ An integrated x87 FPU (no FPU in 486SX)
  - ✓ power saving support, system management mode for notebook (486SL)
- Pentium (1993, 5<sup>th</sup> generation)
  - ✓ 5-stage pipeline, Superscalar support (two pipelines (u and v), which allows to execute at most two u-ops at a cycle in parallel)
  - L1 cache is divided into D-Cache, I-Cache, Use L2 cache, write back protocol (MESI protocol)
  - ✓ Introduce Branch Prediction
  - ✓ APIC for multiple processor
- **The Why not the 80586?**
- Pentium with MMX Technology
  - Equip Multimedia Accelerator.
  - SIMD(Single Instruction Multiple Data): High performance for Matrix processing (one of the big changes in x86 ISA, CISC flavor)



### Intel CPU History (3/9)


- P6 family (1995~1999, 6<sup>th</sup> generation )
  - ✓ P6 Microarchitecture: Dynamic execution
    - · Out-of-order execution
    - Branch prediction
    - Speculative execution: decouple execution and commitment (retirement unit)
    - · Data flow analysis: detect independent instructions on real time
    - · Register renaming
  - ✓ Pentium Pro
    - Three instructions per clock cycle (3-way superscalar), 256KB L2 cache
    - Even though its name is similar to Pentium, its internal is quite novel (eg. employ diverse RICS features such as first out-of-order execution)
  - ✓ Pentium II
    - MMX enhancement, 16KB L1 cache, 1MB L2 cache
    - Multiple low power state (Autohalt, Stop-grant, sleep, deep sleep)
    - Pentium II Xeon: Premium Pentium II (for server, large cache and scalability)
    - Pentium II Cerelon: For lower system cost (for cost-optimization, no L2 or small)
  - ✓ Pentium III
    - SSE (Streaming SIMD Extension): 128bit register(XMM), FPU support, Multimedia specialized instruction (around 70), Coopermine, Tualatin, …
    - Pentium III Xeon: Premium Pentium III



### Quiz for 11<sup>th</sup>-Week 2<sup>nd</sup>-Lesson

### Quiz

- $\checkmark$  1. Explain the key techniques of the dynamic execution in the Intel P6 microarchitecture (5 techniques)
- 2. What is the "exit" and how it can stop servers?
- ✓ Due: until 6 PM Friday of this week (19<sup>th</sup>, November)



29

(source: https://www.geeksforgeeks.org/ microarchitecture-and-instruction-set-architecture/)

# Intel CPU History (4/9)

- Pentium 4 Processor Family (2000~2006, also release Itanium)
  - ✓ **NetBurst** microarchitecture
    - Deep pipelining (Hyper Pipelining: 20~31 stages u-op, expected up to 10GHz)
    - Wider design: Rapid Execution (ALU 2X), System Bus (4X)
    - Advanced Dynamic Execution
      - Deep, out-of-order execution engine, Enhanced branch prediction
    - New cache system (Advanced Trace Cache for decoded instructions)
  - Hyper-Threading: support Multithread at the CPU level (AS)
  - ✓ Pentium 4 with SSE2, SSE3
  - Pentium D (Smithfield, beginning of the dual core era)
  - ✓ Intel 64 (IA64, x86-64)
  - Virtualization technology
  - ✓ Market Name
    - Pentium 4
      - Northwood, Prescott, Cedermill, Smithfield, Willamette, ...
    - Pentium M: low power, high performance mobile CPU
    - Intel Xeon Processor: Premium Pentium 4
      - · 64-bit Xeon MP: 3.3GHz, 16KB L1, 1MB L2, 8MB L3
    - Intel Pentium Processor Extreme Edition (Gallatin)
      - For High performance PC





Pentium 4 Central processing unit

### Intel CPU History (5/9)


- Intel Core Processor Family (2006 ~)
  - Intel Core microarchitecture
    - NetBurst problem: high power consumption, pipeline inefficiency
    - Reengineering based on P6 Microarchitecture (14 stage of pipeline)
    - Increased L2 cache (6MB), 4 way superscalar, combine u-ops
    - Native Dualcore: not just packaging two cores, but integrating as the design stage (eg. Advanced Smart Cache (L2 sharing), Enhanced prefetcher)
  - ✓ Marketing name: use Core, not Pentium
    - Core Solo/Duo (32 bit)
      - Yonah (laptop), actually based on P6 microarchitecture
    - Core 2 Solo/Duo/Quad (64 bit)
      - Merom, Penryn (laptop), Conroe, Kentsfield, Yorkfield (desktop), Woodcrest, Clovertown(Server)
      - Develop rapidly to multiple cores





### Intel CPU History (6/9)

- Intel Core i3/i5/i7 Family (2009 ~)
  - Nehalem microarchitecture (and it's tick version Westmere)
    - Quickpath interconnect(for competing AMD's hyper-transport, supporting NUMA), IMC (Integrated Memory Controller), SMT, 45nm
    - Turbo mode, 256KB L2 cache/core, 12MB L3 cache, Intel Core 1<sup>st</sup> generation
  - Sandy Bridge, Haswell, Sky lake, Sunny Cove microarchitecture
    - Successor of Nehalem, <= 32 nm, Integrated GPU, AVX (Advanced Vector extensions, 256 bit SSE), HW-supported video transcoding/encryption,
    - Tick-Tock strategy
  - ✓ Marketing name: Core i3, i5, i7 (From mid-range (i3) to high-end (i7))
    - Lynnfield, Sandy bridge(Laptop), Gulftown, Sandy bridge-E(P) (Server), Arrandale, Sandy bridge-M (Mobile)




### Intel CPU History (7/9)

#### Intel tick-tock model

- Tick: innovations in manufacturing process technology
- Tock: innovations in processor microarchitecture

#### The Tick-Tock model through the years



#### (Source: http://www.intel.com/content/www/us/en/ silicon-innovations/intel-tick-tock-model-general.html)



(Intel Logo for Sandy Bridge, Haswell, and Sky lake. Source: http://namu.wiki)

# Intel CPU History (8/9)

- Intel CPU microarchitecture
  - ✓ From <u>https://en.wikipedia.org/wiki/List\_of\_Intel\_CPU\_microarchitectures</u>
  - Pre-P5: 1) 8086: first x86 processor, 2) 286: protected mode, 3) 386: 32bit CPU, paging, 4) 486: FPU, pipeline, L1 cache
  - ✓ P5: Advanced pipeline, Superscalar, MMX
  - ✓ P6 (Pentium Pro, II, III): O3, SSE (Quite novel)
  - ✓ Netburst (Pentium 4, Xeon): Deep pipeline
  - ✓ Core (Core, Xeon): Mar. 2006, reengineered P6-based microarchitecture, 65nm, Multicore, (Tock → Penryn: 45nm)
  - ✓ Nehalem (i3, i5, i7): 2008, 45nm, Integrated Memory Controller, QPI, (Tick → Westmere: 32nm)
  - ✓ Sandy Bridge: 2011, 32nm, AVX, HW-support for video encoding and decoding, Encryption instruction set.(Tick → Ivy Bridge: 22nm)
  - ✓ Haswell: 2013, 22nm, Integrated GPU, advanced power-saving (Tick → Broadwell: 14nm)
  - ✓ Skylake: 2015, 14nm, DDR4 (64GB), PCI-e 3.0 (20 lane)
     (Optimization → kaby lake, Tick → Cannon lake, 2018)
  - ✓ Sunny Cove (Ice lake): 2019, 10nm (Optimization → Willow Cove (Tiger Lake), HW-accelerator such as SHA hash, security and AI feature

### Intel CPU History (9/9)

#### Intel CPU microarchitecture: summary

Year 🔹	Micro-architecture •	Pipeline stages 🔹	Max Clock [MHz]	Tech process ¢ [nm]	(s	ource: en.wikiped List_of_Intel_CP	_	
1978	8086 (8086, 8088)	2	5	3000	2012	lvy Bridge (die shrink)	fetch/retin	
1982	186 (80186, 80188)	2	25	3000		Silvermont	14-17 (16	
1982	286 (80286)	3	25	1500	2013		fetch/retir	
1985	386 (80386)	3	33	1500		Haswell	14 (16 wit	
1989	486 (80486)	5	100	1000	2014	Broadwell (die shrink)	fetch/retir	
1993	P5 (Pentium)	5	200	800, 600, 350		Airmont (die shrink)	14–17 (16 fetch/retir	
1995	P6 (Pentium Pro, Pentium II)	14 (17 with load & store/retire)	450	500, 350, 250	2015	Skylake	14 (16 wit fetch/retir	
1997	P5 (Pentium MMX)	6	233	350				
1999	P6 (Pentium III)	12 (15 with load & store/retire)	1400	250, 180, 130	2016	Goldmont	20 unified prediction	
	NetBurst (Pentium 4)	stotopresitop		-	-	Kaby Lake	14 (16 wit	
2000	(Willamette)	20 unified with branch	2000	180		Coffee Lake	fetch/retir	
2002	NetBurst (Pentium 4) (Northwood, Gallatin)	prediction	3466	130	2017	Goldmont Plus	? 20 unifie branch pr	
	Pentium M (Banias, Dothan)	10 (12 with fetch/				Cannon Lake (die shrink?)	14 (16 wit	
2003	Enhanced Pentium M (Yonah)	retire)	2333	130, 90, 65	2018	Whiskey Lake		
	NetBurst (Pentium 4)	31 unified with branch				Amber Lake	fetch/retin	
2004	(Prescott)	prediction	3800	90	-	Cascade Lake		
2006	Intel Core	12 (14 with	3000	65	2019	Comet Lake		
2007	Penryn (die shrink)	fetch/retire)	3333			Sunny Cove (Ice Lake)	14-20	
	Nehalem	20 unified (14 without miss prediction)	3600	45		<i>Tremont</i> (Lakefield, Snow Ridge, Jacobsville, Elkhart Lake, Jasper Lake)		
2008	Bonnell	16 (20 with prediction miss)	2100	diction	0.000	2020	Cooper Lake	14 (16 wit fetch/retir
		20 unified (14 without		-		Willow Cove (Tiger Lake)		
2010	Westmere (die shrink)	miss prediction)	3730		(2021)	Rocket Lake		
	Saltwell (die shrink)	16 (20 with prediction	2130	32	(2021)	Golden Cove (Alder Lake)		
2011	control fore similar	miss)	2100		(2021)	Gracemont		
	Sandy Bridge	14 (16 with	4000		(2022)	Meteor Lake		

#### /wiki/ croarchitectures)

012	Ivy Bridge (die shrink)	fetch/retire)	4100	22
013	Silvermont	14–17 (16–19 with fetch/retire)	2670	
	Haswell	14 (16 with	4400	
014	Broadwell (die shrink)	fetch/retire)	3700	
015	Airmont (die shrink)	14–17 (16–19 with fetch/retire)	2640	14
	Skylake	14 (16 with fetch/retire)	4200	
016	Goldmont	20 unified with branch prediction	2600	
	Kaby Lake	14 (16 with	4500	
017	Coffee Lake	fetch/retire)	5000	
	Goldmont Plus	? 20 unified with branch prediction ?	2800	
018	Cannon Lake (die shrink?)	14 (16 with fetch/retire)	3200	10
	Whiskey Lake		4800	- 14
	Amber Lake		4200	
019	Cascade Lake		4400	
	Comet Lake		5300	
	Sunny Cove (Ice Lake)	14-20	3900	10
020	<i>Tremont</i> (Lakefield, Snow Ridge, Jacobsville, Elkhart Lake, Jasper Lake)			
	Cooper Lake	14 (16 with fetch/retire)		14
	Willow Cove (Tiger Lake)			10
2021)	Rocket Lake			14
2021)	Golden Cove (Alder Lake)			10
2021)	Gracemont			10
2022)	Meteor Lake			7

### Technologies of Intel CPU (1/12)

#### What processor do?

Instruction type	Dynamic usage		
Data movement	43%		
Control flow	23%		
Arithmetic operations	15%		
Comparisons	13%		
Logic operations	5%		
Other	1%		


- ✓ Data movement needs to be optimized
  - → CPU cache, write buffer
- ✓ Some components are idle while executing instruction
  - ➔ Pipelining
  - → Superscalar



# Technologies of Intel CPU (2/12)


#### Pipeline

- Execution of an instruction is divided into multiple stages
- Overlapping execution of multiple instructions



# Technologies of Intel CPU (3/12)


- For the efficiency of Pipelining (no free lunch)
  - All instructions should have similar execution time (simple format)
    - RISC (addl a, b vs. movl a, %eax; addl b, %eax; movl %eax, b)
  - CPU components are independent each other  $\rightarrow$  I/D cache
  - $\checkmark$  No resource conflict (sharing at the same time)  $\rightarrow$  dual component
  - ✓ Overcome pipeline hazard (data, control)





# Technologies of Intel CPU (3/12)

- For the efficiency of Pipelining (no free lunch)
  - All instructions should have similar execution time (simple format)
    - RISC (addl a, b vs. movl a, %eax; addl b, %eax; movl %eax, b)
  - ✓ CPU components are independent each other → I/D cache
  - $\checkmark$  No resource conflict (sharing at the same time)  $\rightarrow$  dual component
  - ✓ Overcome pipeline hazard (data, control)








# Technologies of Intel CPU (4/12)

- Techniques for overcome pipeline hazard
  - ✓ Compiler optimization
    - Instruction reordering
    - Loop unrolling
  - ✓ Branch prediction
    - Static prediction
    - Dynamic prediction
  - ✓ Out of order execution
    - Dynamic reordering with data flow analysis
  - Speculative execution and retirement
  - ✓ Register renaming



# Technologies of Intel CPU (5/12)

- P6 microarchitecture revisit
  - ✓ Dynamic execution
    - Out-of-order execution
    - Branch prediction
    - Speculative execution: decouple execution and commitment (retirement unit)
    - Data flow analysis: detect independent instructions on real time
    - Register renaming
  - ✓ Pipelined (12 stage) architecture, 3-way superscalar
  - ✓ L1 cache and L2 cache





## Quiz for 12<sup>th</sup>-Week 1<sup>st</sup>-Lesson

### Quiz

- 1. Discuss what pipeline hazard can be occurred in the left below figure (from LN6) and how to overcome that hazard.
- 2. What are the Spectre vulnerabilities (or Meltdown) ? Explain it using the Intel technologies learned in this LN.
- ✓ Due: until 6 PM Friday of this week (26<sup>th</sup>, November)

<mark>⊮ choijm@localhost:~/syspro_examples/c</mark> #include <stdio.h></stdio.h>			← → C 6	itdown(옐트다운 × jmoon.co.kr/173	+	
<pre>Int a = 2, b = 3; int c, d, e; main() c = a - b; d = b + 4; @rintf("c = %d, d = %d, e = %) .</pre>	A <sup>th</sup> chojm@localhast:-/syspro_examples/chap6 main push1 Xebo mov1 Xeso, Xebo sub1 \$8, Xeso and1 \$-16, Xeso mov1 \$0, Xeax add1 \$15, Xeax add1 \$15, Xeax shr1 \$4, Xeax sal1 \$4, Xeax sub1 Xeax, Xeso		t :	멜트다운과 스러 업계의 보안 전문가들( 구글은 2017년 기 전 패치를	CPU 취약점 Meltdown(엘트다운)과 베터는 구글 보안기술팀인 Project Zero 제인 훈 수석연- 에 의해 발견되었다. 6월 1일경에 인텔, AMD, ARM등 주요 CPU 제조사에게 취할 수 있도록 하기 위함이다. 이후 1월 3일 Project Ze	구원과 오스트리아 그라츠 공과대학, 이 버그의 존재를 알려주었다. 공개되
	movi     b, Xedx       movi     a, Xeax       subi     Xedx, Xeax       movi     Xeax, c         movi     54, Xebx       movi     Xeax       movi     Xeax       movi     Xeax, d       movi     Xeax, d       movi     Xeax, c			유형 1과 2에 히 점이다. 유형 3인 멜트디	bounds check bypass (경계검사 우회) branch target injection (분기표적 주입) rogue data cache load (불양데이터캐시 적재) 패터 취약점이며, 유형 3은 멜트다운 취약점이다. I당하는 스팩터 취약점은 한 유저 프로그램이 다른 유자 다운 취약점은 유저 프로그램이 CS 권한 영역을 흡쳐 볼 은 인텔, AMD, ARM 프로세서에서 발견되고, 멜트다운은 5)	수 있는 취약점이다.
- "arith_exam.c" 12 줄91%	wovi Xeax, d pushi e pushi d "arith_exaw.s" 61L, 830C 저장 했습니다	21.5 62%	jmoon.co.k	정보를 인가받지 않은	트다운 취약점이 치명적인데, 엘트다운의 경우엔 모든 트 사용자가 읽을 수 있다.	2안 정책이 무효가 되고 OS의 메모리


# Technologies of Intel CPU (6/12)

#### Moore's law

#### Moore's Law - The number of transistors on integrated circuit chips (1971-2018)



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor\_count) The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.


Licensed under CC-BY-SA by the author Max Roser.

(Source: https://en.wikipedia.org/wiki/Moore%27s\_law)



# Technologies of Intel CPU (7/12)

- Trend
  - Increasing available transistors: multi components, multi channels
  - ✓ Superscalar
  - ✓ Multimedia support: SIMD
    - MMX technology
    - SSE
    - SSE2/3, AVX
  - Hyper threading
  - ✓ 64-bit Supporting
    - IA64 (EPIC)
    - Intel 64
  - ✓ Multicore
  - ✓ Virtualization



Intel Core 2 Architecture

(From http://en.wikipedia.org/wiki/File:Intel\_Core2\_arch.svg)

# Technologies of Intel CPU (8/12)

- SIMD instructions
  - A group of instructions can be performed in parallel
  - Using MMX (64), XMM(128), YMM(256) registers
  - ✓ MMX
    - integer
  - ✓ SSE (Pentium 3)
    - Streaming SIMD Extension
    - Single precision floating point
  - ✓ SSE2 (Pentium 4)
    - Double precision floating point
  - ✓ SSE3 (Pentium 4)
    - HT support
    - 13 new SIMD instructions
  - AVX (Sandy Bridge)
    - Advanced Vector Extension
    - From Sandy Bridge, 256 bit (YMM)

SIMD Extension	Register Layout	Data <mark>T</mark> ype
	MMX Registers	
MMX Technology - SSSE3		8 Packed Byte Integers
		4 Packed Word Integers
		2 Packed Doubleword Integers
		Quadword
SSE - AVX		
	XMM Registers	4 Packed Single-Precision
		Floating-Point Values
		2 Packed Double-Precision Floating-Point Values
		16 Packed Byte Integers
		8 Packed Word Integers
		4 Packed Doubleword Integers
		2 Quadword Integers
		Double Quadword
AVX	YMM Registers	
	in in the giaters	8 Packed SP FP Values
		4 Packed DP FP Values
		2 128-bit Data

Figure 2-4. SIMD Extensions, Register Layouts, and Data Types



# Technologies of Intel CPU (9/12)

- Hyper threading Technology
  - ✓ Support multi-threading at CPU level
  - 2 or more separated code streams using shared execution resources





Figure 2-5. Comparison of an IA-32 Processor Supporting Hyper-Threading Technology and a Traditional Dual Processor System



# Technologies of Intel CPU (10/12)


#### Multi core Technology

- ✓ Intel Pentium D: dual core based on two Pentium 4 (without HT)
- Intel Core Duo, Core 2 Duo: dual core with shared bus interface (dual core performance with low cost)
- ✓ Intel Core 2 Quad Processor: Duplicated Core Duo, Core 2 Duo
  - Extreme edition: multi-core with multi architectural states (with HT)
- ✓ Intel Core i7: Quick Path Interconnect, L3, IMC,




# Technologies of Intel CPU (11/12)

- Intel 64
  - Support 64bit address extension: EM64T (Extended Memory 64 Technology), x86-64, IA-32e
  - ✓ new operation modes
  - ✓ new/enhanced register sets
  - ✓ new/enhanced instruction sets
  - ✓ 64bit address translation








Software Visible	64-Bit Mode	64-Bit Mode			Legacy and Compatibility Modes		
Register	Name	Number	Size (bits)	Name	Number	Size (bits)	
General Purpose Registers	RAX, RBX, RCX, RDX, RBP, RSI, RDI, RSP, R8-15	16	64	eax, ebx, ecx, edx, ebp, esi, edi, esp	8	32	
Instruction Pointer	RIP	1	64	EIP	1	32	
Flags	EFLAGS	1	32	EFLAGS	1	32	
FP Registers	ST0-7	8	80	ST0-7	8	80	
Multi-Media Registers	MM0-7	8	64	MM0-7	8	64	
Streaming SIMD Registers	XMM0-15	16	128	XMM0-7	8	128	
Stack Width		-	64			16 or 32	



# Technologies of Intel CPU (12/12)

- VT (Virtualization Technology)
  - VMX (Virtual Machine Extension)
    - Direct execution
    - New privilege level





## **CPU** information in Linux

#### Iscpu

🧬 choijm@embedded: ~	)	×	[root@prism81 ~]# lsc	pu
Run 'do-release-upgra	de' to upgrade to it.	~	Architecture:	x86 64
11 N 19 13 185 12599 184			CPU op-mode(s):	32-bit, 64-bit
2010 100 000 000 2010 20 000 000	1 12:44:22 2018 from 172.25.235.170		Byte Order:	Little Endian
choijm@embedded:~\$ choijm@embedded:~\$ ls	<b>1</b> 9.13		전 : F() : 200 및 200 Per 2012	
Architecture:	x86 64		CPU(s):	32
CPU op-mode(s):	32-bit, 64-bit		On-line CPU(s) list:	0-31
Byte Order:	Little Endian		중심 방송가 있는 것 같은 것 같아요. 그는 것이 것 같아.	
CPU(s):	2		Thread(s) per core:	2
On-line CPU(s) list:	0,1		Core(s) per socket:	8
Thread(s) per core:	1		이 것 못했는 것 않는 것 같아요. 그가 봐야 한 것 같아.	1. A A A A A A A A A A A A A A A A A A A
Core(s) per socket:	2		Socket(s):	2
Socket(s):	1		NUMA node(s):	2
NUMA node(s):		1		
Vendor ID:	GenuineIntel		Vendor ID:	GenuineIntel
CPU family:	6		CPU family:	6
Model: Model name:	23 Intel(R) Core(TM)2 Duo CPU E7500 @ 2.93GHz		신 옷 맛 많 것 것, 것 것 것 같은 것	
Stepping:	10 E/300 G 2.936n2		Model:	63
CPU MHz:	2933.000		Stepping:	2
CPU max MHz:	2933.0000		CPU MHz:	2400.043
CPU min MHz:	1600.0000		CPU MHZ:	2400.045
BogoMIPS:	5852.10		BogoMIPS:	4799.30
Virtualization:	VT-x		Virtualization:	VT-x
Lld cache:	32K			
Lli cache:	32K		L1d cache:	32K
L2 cache:	3072K		L1i cache:	32K
NUMA node0 CPU(s):	0,1			
Flags:	fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca		L2 cache:	256K
	h dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm co		L3 cache:	20480K
	n pebs bts rep_good nopl cpuid aperfmperf pni dtes64 monit ssse3 cxl6 xtpr pdcm sse4 1 xsave lahf 1m pti retpoline tp		NA MARKANANA MANANANANA MANANANA MANANANA MANANANA MANANANA MANANA MANANA MANANA MANANA MANANA MANANA MANANA M	
shadow vnmi flexprio		1	NUMA node0 CPU(s):	0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30
_shadow vhmi llexpilo. choijm@embedded:~\$	real desires	~	NUMA nodel CPU(s):	1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31
and a line and a line a state of 1				

# x86-64: extending IA-32 to 64-bit CPU (1/4)

- From IA-32 to Intel 64 (a.k.a. x86 and x86-64, respectively)
  - ✓ Intel traditional ISA: called as IA-32
    - Start at 1985 (80386)
    - Evolution: add new instructions (e.g. conditional move), also keep backward compatibility
  - ✓ New Intel ISA for 64-bit CPU: called as IA-64
    - Totally new ISAs called EPIC (Explicitly Parallel Instruction Computing)
       MIMD
    - Market name: Itanium (2001)
  - ✓ AMD ISA for 64-bit CPU
    - Compatible with IA-32 → win at the market
    - Intel follows: Intel 64 (This is why SW developer manual is named as Intel 64 and IA-32 ...)
    - AMD renames AMD 64 (but x86-64 "persists as a favored name")



(Source: https://www.extremetech.com/extreme/167168-the-chip-that-changed-the-world -amds-64-bit-fx-51-ten-years-later/2) 51

### x86-64: extending IA-32 to 64-bit CPU (2/4)


#### Features of x86-64

- ✓ New data type
  - Pointer becomes 8 bytes
- ✓ Make use of RISC techniques
  - 8 GPR → 16 GPR
  - Register based arguments passing
- $\checkmark$  2<sup>64</sup> address space (2<sup>48</sup> in practical)
- Backward compatible
  - Can run existing SW in compatible mode

C declaration	Intel data type	Assembly code suffix	x86-64 size (bytes)	IA32 Size
char	Byte	b	1	1
short	Word	W	2	2
int	Double word	l	4	4
long int	Quad word	q	8	4
long long int	Quad word	q	8	8
char *	Quad word	q	8	4
float	Single precision	S	4	4
double	Double precision	d	8	8
long double	Extended precision	t	10/16	10/12

Figure 3.34 Sizes of standard data types with x86-64. These are compared to the sizes for IA32. Both long integers and pointers require 8 bytes, as compared to 4 for IA32.

63	31		15	87	0	
%rax	%eax	%ax	%ah		%al	Return value
Žrbx	Xebx	%bx	%bh	R.	%ы	Callee saved
Žrcx	Xecx	Xcx	%ch	ų 1	%c.	4th argument
Ärdx	Xedx	%dx	%dh	U I	Xd1	3rd argument
Zrsi	Xesi	Xsi			%sil	2nd argument
Ärdi	Xedi	%di			%dil	1st argument
lrbp	Херр	Хрр	2		%bp1	Callee saved
Xrap	Хөар	Хяр			%spl	Stack pointer
Xr8	%r8d	%r8v			%r8b	5th argument
χr9	%r9d	%r9w	2		%r9b	6th argument
%r10	<b>%</b> r10d	%r10w			%r10b	Caller saved
Zr11	<b>%</b> r11d	%r11v			%r11b	Caller saved
Xr12	Xr12d	%r12v			%r12b	Callee saved
Žr13	<mark>%</mark> r13d	%r13w			%r13b	Callee saved
Xr14	<mark>%</mark> r14d	%r14w			%r14b	Callee saved
Zr15	%r15d	%r15v			%r15b	Callee saved



# x86-64: extending IA-32 to 64-bit CPU (3/4)

Assembly code example1

- Syntax: 1) rax instead of eax, 2) movq instead of movl, 3) argument passing using registers, 4) No stack frame if possible, 5) make use of PIC (Position Independent Code), ...
  - Register passing →7 memory references vs. 3 memory references

```
long int simple_l(long int *xp, long int y)
{
    long int t = *xp + y;
    *xp = t;
    return t;
}
```

IA32 implementation of function simple\_1.

```
xp at %ebp+8, y at %ebp+12
```

simple\_1:

2	pushl	%ebp	Save frame pointer	(W)
3	movl	%esp, %ebp	Create new frame pointer	
4	movl	8(%ebp), %edx	Retrieve xp	(R)
5	movl	12(%ebp), %eax	Retrieve yp	(R)
6	addl	(%edx), %eax	Add *xp to get t	(R)
7	movl	%eax, (%edx)	Store t at xp	(W)
8	popl	%ebp	Restore frame pointer	(R)
9	ret		Return	(R)

```
x86-64 version of function simple_1.
```

```
xp in %rdi, y in %rsi
```

```
simple_l:
```

movq	%rsi, %rax	Сору у	
addq	(%rdi), %rax	Add *xp to get t	(R)
movq	%rax, (%rdi)	Store t at xp	(W)
ret		Return	(R)



## x86-64: extending IA-32 to 64-bit CPU (4/4)

#### Assembly code example2

```
O choiim@LAPTOP-LR5HOQBH: ~/Syspro/LN4
                                                          -
                                                               choijm@LAPTOP-LR5H0QBH:~/Syspro/LN4$
choiim@LAPTOP-LR5H0QBH:~/Syspro/LN4$ more test.c
#include <stdio.h>
int a = 10;
int b = 20;
int c;
int main()
       c = a + b;
        printf("C = %dWn", c);
choiim@LAPTOP-LR5H0QBH:~/Syspro/LN4$
choiim@LAPTOP-LR5HOOBH:~/Syspro/LN4$ gcc -S -o test64.s test.c -m64
choijm@LAPTOP-LR5H0QBH:~/Syspro/LN4$
choim@LAPTOP-LR5H0QBH:~/Syspro/LN4$ gcc -S -o test32.s test.c -m32
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4$
choijm@LAPTOP-LR5HOQBH:~/Syspro/LN4$ gcc -v
Using built-in specs.
COLLECT_GCC=gcc
COLLECT_LTO_WRAPPER=/usr/lib/gcc/x86_64-linux-gnu/9/lto-wrapper
OFFLOAD_TARGET_NAMES=nvptx-none:hsa
OFFLOAD_TARGET_DEFAULT=1
Target: x86_64-linux-gnu
Configured with: ../src/configure -v --with-pkgversion='Ubuntu 9.3.0-1
Oubuntu2' --with-bugurl=file:///usr/share/doc/gcc-9/README.Bugs --enab
le-languages=c,ada,c++.go,brig,d,fortran,objc,obj-c++.gm2 --prefix=/us
r --with-gcc-major-version-only --program-suffix=-9 --program-prefix=x
86_64-linux-gnu- --enable-shared --enable-linker-build-id --libexecdir
=/usr/lib --without-included-gettext --enable-threads=posix --libdir=/
usr/lib --enable-nls --enable-clocale=gnu --enable-libstdcxx-debug --e
nable-libstdcxx-time=ves --with-default-libstdcxx-abi=new --enable-onu
-unique-object --disable-vtable-verify --enable-plugin --enable-defaul
t-pie --with-system-zlib --with-target-system-zlib=auto --enable-obic-
gc=auto --enable-multiarch --disable-werror --with-arch-32=i686 --with
-abi=m64 --with-multilib-list=m32,m64,mx32 --enable-multilib --with-tu
ne=generic --enable-offload-targets=nvptx-none.hsa --without-cuda-driv
er --enable-checking=release --build=x86_64-linux-gnu --host=x86_64-li
nux-gnu --target=x86_64-linux-gnu
Thread model: posix
gcc version 9.3.0 (Ubuntu 9.3.0-10ubuntu2)
choijm@LAPTOP-LR5H0QBH:~/Syspro/LN4$
```

🧿 choijm	n@LAPTOP-	LR5HOQBH	l: ~/Syspro	/LN4	-	×
LCO:	.comm .sectio		.rodat	a		
L00.		"C = %c	l₩n "			
	.text .globl		functio			
ain:	.type	main, (	<sup>er</sup> unct ro	11		
test32	and  pushl pushl pushl pushl pushl pushl movl movl movl movl movl movl movl movl pushl movl movl movl movl movl movl pushl pushl pushl movl movl movl pushl pushl pushl pushl pushl pushl pushl pushl movl movl subl pushl pu	4(%esp) f_cfa 1, \$-16. 1, \$-16. 1, \$-16. 1, \$-80. 1, \$-16	0 6esp () 10,0x5,C 6ebp (),0x3,0x 0,0x3,C 10,0x3,C 10,0x3,C 10,0x3,C 10,0x3,C 10,0x3,C 10,0x3,C 10,0x3,C 10,0x3,C 10,0x5,	, %edx wedx wedx ax), %edx	x6 x7c %eax	

🔇 choijm	@LAPTOP-LR5HOQBH: ~/Syspro/LN4		Х
a:	.data .align 4 .type a, @object .size a, 4		^
	.long 10 .globl b .align 4 .type b, @object .size b, 4		
b: .LCO:	.long 20 .comm c,4,4 .section .rodata		
main:	.string "C = %d\n" .text .globl main .type main, @function		
.LFE0:	.cfi_startproc endbr64 pushq %rbp .cfi_def_cfa_offset 16 .cfi_offset 6, -16 movq %rsp, %rbp .cfi_def_cfa_register 6 movi a(%rip), %edx movi b(%rip), %eax addl %edx, %eax movi %eax, c(%rip) movi c(%rip), %eax movi %eax, %esi leaq .LCO(%rip), %rdi movi \$0, %eax call printf@PLT movi \$0, %eax popq %rbp .cfi_def_cfa 7, 8 ret .cfi_endproc		
"test64.	.size main,main s" line 47		



# Summary

- Discuss the issues of ISA
- Grasp several operand addressing modes
- Understand how context switch works, memory alignment, ...
- Apprehend the technologies of IA
  - ✓ Pipelining
  - ✓ Dynamic execution
  - ✓ Cache (L1, L2, L3)
  - ✓ Superscalar
  - ✓ MMX
  - ✓ Hyper-threading
  - ✓ Multi core
  - ✓ Intel 64
  - Virtualization Technology




## Quiz for 12<sup>th</sup>-Week 2<sup>nd</sup>-Lesson

### Quiz

- ✓ 1. Discuss the differences between x86 (32-bit) and x86-64 (64-bit) in an assembly code (at least 3)
- 2. Explain information that we can observe using the "lscpu" command. Among them, what is the NUMA?
- ✓ Due: until 6 PM Friday of this week (26<sup>th</sup>, November)

		The second s
# lscpu		# numactlhardware
Architecture:	x86_64	available: 4 nodes (0-3)
CPU op-mode(s):	32-bit, 64-bit	node 0 cpus: 0 4 8 12 16 20 24 28 32 36
Byte Order:	Little Endian	node 0 size: 65415 MB
CPU(s):	40	node 0 free: 63482 MB
On-line CPU(s) list:	8-39	node 1 cpus: 2 6 10 14 18 22 26 30 34 38
Thread(s) per core:	1	node 1 size: 65536 MB
Core(s) per socket:	10	node 1 free: 63968 MB
CPU socket(s):	4	node 2 cpus: 1 5 9 13 17 21 25 29 33 37
NUMA node(s):	4	node 2 size: 65536 MB
		node 2 free: 63897 MB
L1d cache:	32K	node 3 cpus: 3 7 11 15 19 23 27 31 35 39
L1i cache:	32K	node 3 size: 65536 MB
L2 cache:	256K	node 3 free: 63971 MB
L3 cache:	30720K	node distances:
NUMA node0 CPU(s):	0,4,8,12,16,20,24,28,32,36	node 0 1 2 3
NUMA node1 CPU(s):	2, 6, 10, 14, 18, 22, 26, 30, 34, 38	0: 10 21 21 21
NUMA node2 CPU(s):	1, 5, 9, 13, 17, 21, 25, 29, 33, 37	1: 21 10 21 21
NUMA node3 CPU(s):	3,7,11,15,19,23,27,31,35,39	2: 21 21 10 21
	15 월 5 1441월 51 1641월 51	3: 21 21 21 10



(source: https://www.slideshare.net/tommylee98229/shak-larryjederperfandtuningsummit14part1final)

