# Lecture Note 6. IA Assembly Programming

October 31, 2023 Jongmoo Choi Dept. of Software Dankook University

http://embedded.dankook.ac.kr/~choijm


(Copyright © 2023 by Jongmoo Choi, All Rights Reserved. Distribution requires permission)

# **Objectives**

- Understand various viewpoints about CPU
- Apprehend the concept of ISA (Instruction Set Architecture)
  - Learn the IA Register model
  - Learn the IA Memory model
  - ✓ Learn the IA Program model

Manual


- Make a program with IA assembly language
- Refer to Chapter 3 in the CSAPP and Intel SW Developer





# Introduction (1/2)

- Summarizing what we have learnt
  - ✓ Program development: compile, linking, ELF, …
  - ✓ Program execution: task (text, data, stack), load, fetch, …
    - text: consists of machine instructions



# Introduction (2/2)

- Assembly language
  - ✓ Language hierarchy
    - Locate between high-level language and machine language
    - Symbolic (mnemonic) representation of machine language
      - · One-to-one mapping, CPU dependent (Not easy)
  - Application field
    - Hardware control: system initialization, device driver, interrupt handler, embedded systems, IoT, ECU, CPS, Wearable computer, ...
    - Vulnerability test (Virus identification, IDS)
    - Optimization (HW-level, SW-level)
    - SW copyright protection, SW similarity analysis, ...
  - ✓ Importance
    - Making a program, debugging, analyzing binary, ...
    - Understand the behavior of hardware (especially CPU)
    - Grape the mechanism how hardware and software are cooperated (hardware software co-design)



# CPU (1/5)


What is a Processor?








# CPU (2/5)


- Various Viewpoints of Processor
  - ✓ 1. Transistor + Gate + Logic + Clock











2. ALU (Arithmetic Logic Unit) + Registers + CU (Control Unit) + BUS




Figure 1.6 MU0 register transfer level organization.


(Source: MU0 in Appendix 1)

- ✓ 3. Instruction Set Architecture (CISC, RISC, VLIW, EPIC, …)
- ✓ 4. Performance Characteristics (Pipeline, Superscalar, Cache, ...)



# CPU (3/5)

Instruction Set Architecture: Register + Instructions




Instruction model



# CPU (4/5)

Performance Characteristics: Pipeline, Superscalar, Cache



- ✓ For efficient pipeline
  - Similar latency of instructions (not complex)
  - Conflict between I. fetch and D. fetch
  - Branch prediction, Out-of order executions
  - L1, L2, LLC cache ...
- Details will be discussed in LN 7



•Exe: Execution •Res: Results write

# CPU (5/5)

 Performance Characteristics: Pipeline, Superscalar, Cache 8086
 Pentium

실행 유니트 (EU) 버스 인터페이스 유니트 (BIU) 어드레스 버스 범용 데이터 레지스터 ALU 데이터 8088 (16bit) 6개(8088:4개) 📥 명령 큐 버퍼 (8bit)




Figure 2-2. The Intel NetBurst Microarchitecture

(Source: Intel SW Developer's Manual, Volume 1: Basic Architecture)



# Register Model (1/3)

### Register definition

- ✓ A small amount of memory available in a CPU
- Can be accessed quickly, compared with main memory
- IA registers




Figure 3-4. General System and Application Programming Registers

#### (Source: Intel SW Developer's Manual, Volume 1: Basic Architecture)



# Register Model (2/3)

- Functionality of each register
  - ✓ Segment register
    - CS(code segment): the base location of all executable instructions
    - DS(data segment): the base location for variables
    - SS(stack segment): the base location of the stack
    - ES(extra segment): an additional base location for variables
  - ✓ General purpose register
    - EAX (accumulator): for arithmetic operation (operand and result data)
    - EBX (base): pointer to data in the DS segment
    - ECX (counter): counter for loop and string operations
    - EDX (data): I/O pointer, a special role in multiply and divide operations
    - ESP (stack pointer): pointer to the top of the stack
    - EBP (base pointer): used as base for accessing variables on the stack (base for stack frame)
    - ESI (source index): source pointer for string operations
    - EDI (destination index): destination pointer for string operations
    - Having its specialty, but commonly being used for general purpose
  - EIP (instruction pointer): role of PC(Program counter)
  - FLAGS: Control and Status Register rax, rbx, rip, ... for Intel 64



### Register Model (3/3)

- Details of EFLAGS register
  - ✓ Set of control and status Flags




Figure 3-8. EFLAGS Register


**Refer to the IA-32 Basic Architecture, Chapter 3.4.3 for the role of each bit** 

Intel CPU has several additional registers such as CR0, CR2, CR3, IDTR, GDTR, debugging registers, FPU registers, and MMX registers. (see LN\_chapter\_7)



# Memory Model (1/6)

- Memory abstraction in IA
  - Iogical address (virtual address)
  - ✓ linear address
  - ✓ physical address



# Memory Model (2/6)

- Paging and Segmentation in detail
  - ✓ Segmentation: variable size
    - Address translation: base address + offset, using segment table (segment descriptor table)
  - ✓ Paging: fixed size
    - page start address (PT + index) + offset, using page table (commonly multi-level tables)




Figure 3-1. Segmentation and Paging

Some CPUs make use of paging only or segmentation only





# Memory Model (3/6)

- Segmentation vs Paging example
  - ✓ Assumption
    - Physical memory is fragmented
    - Virtual memory consists of 12 elements
  - ✓ Segmentation vs. Paging
    - Address translation: segment table vs. page table
    - How to: seg # + offset vs. page # + offset




Segment table





# Memory Model (4/6)


- Revisit
  - $\checkmark\,$  Process structure in LN 4 vs. After fork in LN 5
  - Virtual memory vs. Using Segmentation




# Memory Model (Optional) (5/6)

### Segmentation on IA

- Real Address Model: 8086 compatible, support 1MB (seg.<<4+offset)</li>
- Flat Model: protected mode with segment descriptor
- Segmented Model: protected mode with segment descriptor table



#### real address model




#### segmented model



# Memory Model (Optional) (6/6)

### Paging on IA

- ✓ Usually make use of multi-level structure
  - 32 bit: 2-level paging
    - Page directory, page table
  - 64 bit: 4-level paging
    - PML4, page directory pointer, page directory, page table





64 bit CPU




Figure 4-2. Linear-Address Translation to a 4-KByte Page using 32-Bit Paging

Figure 4-8. Linear-Address Translation to a 4-KByte Page using IA-32e Paging

(Source: Intel SW Developer's Manual, Volume 1: Basic Architecture)

The basic concept of address mapping is similar to the indexing in the index



# Instruction Model (1/2)

### Instruction format



Hex digit	0	1	2	3	4	5	6	7
Decimal value	0	1	2	3	4	5	6	7
Binary value	0000	0001	0010	0011	0100	0101	0110	0111
Hex digit	8	9	A	В	С	D	Е	F
Decimal value	8	9	10	11	12	13	14	15
Binary value	1000	1001	1010	1011	1100	1101	1110	1111

Figure 2.2 Hexadecimal notation. Each Hex digit encodes one of 16 values.

#### (Source: CSAPP)

#### 1.3.2.1 Instruction Operands

When instructions are represented symbolically, a subset of the IA-32 assembly language is used. In this subset, an instruction has the following format:

label: mnemonic argument1, argument2, argument3

where:

- A label is an identifier which is followed by a colon.
- A mnemonic is a reserved name for a class of instruction opcodes which have the same function.
- The operands argument1, argument2, and argument3 are optional. There
  may be from zero to three operands, depending on the opcode. When present,
  they take the form of either literals or identifiers for data items. Operand
  identifiers are either reserved names of registers or are assumed to be assigned
  to data items declared in another part of the program (which may not be shown
  in the example).

#### (Source: Intel SW Developer's Manual, Volume 1: Basic Architecture)

# Instruction Model (2/2)


- Opcode summary
  - ✓ General Purpose
    - Data Transfer Instruction: MOV, CMOVNZ, XCHG, PUSH, POP
    - Arithmetic Instruction: ADD, SUB, MUL, DIV, DEC, INC, CMP
    - Logical Instruction: AND, OR, XOR, NOT
    - Shift and Rotate Instruction: SHR, SHL, SAR, SAL, ROR, ROL
    - Bit and Byte Instruction: BT, BTS, BTC
    - Control Transfer Instruction: JMP, JE, JZ, JNE, LOOP
    - Function related Instruction: CALL, RET, LEAVE
    - String Instruction: MOVS, CMPS, LODS
    - Flag Control Instruction: STC, CLC, STD, CLD, STI, CLI
    - Segment Register Instruction: LDS, LES
    - Miscellaneous: INT, NOP, CPUID
  - ✓ Special Purpose
    - FPU Instruction: FLD, FST, FADD, FSUB, FCOM
    - SIMD Instruction (MMX) : MOVD, MOVQ, PADD, PSUB
    - SSE Instruction: MOVSS, ADDSS
    - System Instruction: LGDT, SGDT, LIDT, ...



### Instruction Detail: Component (1/11)


### Data Transfer Instruction

- ✓ Edit move\_exam.c and create assembly program using gcc –S
  - Using gcc version 3.4.6 (Since the obfuscation techniques employed in higher gcc version make learning rather complex)




### Instruction Detail: Component (2/11)

### Data Transfer Instruction (cont')




### Instruction Detail: Component (3/11)

### AT&T vs. Intel (cf. Microsoft ASM)




### Instruction Detail: Component (4/11)

### Arithmetic Instruction



### Instruction Detail: Component (5/11)

### Control Transfer Instruction: if




switch statement: extension of "if else" statement

SYSPROG

### Instruction Detail: Component (6/11)

### Control Transfer Instruction: for



### Instruction Detail: Component (7/11)

- Function-related Instruction: stack revisit
  - ✓ Stack operation: push and pop
  - Stack management: bottom and top (SS and esp)





Figure 3.5 Illustration of stack operation. By convention, we draw stacks upside down, so that the "top" of the stack is shown at the bottom. IA32 stacks grow toward lower addresses, so pushing involves decrementing the stack pointer (register %esp) and storing to memory, while popping involves reading from memory and incrementing the stack pointer.

#### (Source: CSAPP)




### Instruction Detail: Component (8/11)

### Function-related Instruction: before function call




### Instruction Detail: Component (9/11)

### Function-related Instruction: in function




### Instruction Detail: Component (10/11)

### Function-related Instruction: after function



## Instruction Detail: Component (11/11)

### Function-related Instruction: stack frame illustration





# Instruction Detail: in CSAPP

### Assembly code example from CSAPP

#### 3.2.2 Code Examples

Suppose we write a C code file code.c containing the following procedure definition:

```
int accum = 0;
int sum(int x, int y)
{
    int t = x + y;
    accum += t;
    return t;
}
```

To see the assembly code generated by the C compiler, we can use the "-S" option on the command line:

```
unix> gcc -01 -S code.c
```

This will cause GCC to run the compiler, generating an assembly file code.s, and go no further. (Normally it would then invoke the assembler to generate an objectcode file.)

The assembly-code file contains various declarations including the set of lines:

#### sum:

```
pushl %ebp
movl %esp, %ebp
movl 12(%ebp), %eax
addl 8(%ebp), %eax
```

```
addl %eax, accum
```

```
popl %ebp
```

```
ret
```

In	struction	Synonym	Jump condition	Description				
jmp	Label		1	Direct jump				
jmp	*Operand		1	Indirect jump				
je	Label	jz	ZF	Equal / zero				
jne	Label	jnz	-ZF	Not equal / not zero				
ja	Label		SF	Negative				
jns	Label		~SF	Nonnegative				
jg	Label	jnle	~(SF ^ OF) & ~ZF	Greater (signed >)				
jge	Label	jnl	-(SF ^ OF)	Greater or equal (signed >=)				
j1	Label	jnge	SF ^ OF	Less (signed <)				
jle	Label	jng	(SF ^ OF)   ZF	Less or equal (signed <=)				
ja	Label	jnbe	-CF&-ZF	Above (unsigned >)				
jae	Label	jnb	-CF	Above or equal (unsigned >=)				
jb	Label	jnae	CF	Below (unsigned <)				
jbe	Label	jna	CF   ZF	Below or equal (unsigned <=)				

Figure 3.12 The jump instructions. These instructions jump to a labeled destination when the jump condition holds. Some instructions have "synonyms," alternate names for the same machine instruction.

#### Practice Problem 3.20

For the C code

int dw\_loop(int x, int y, int n) {
 do {
 x += n;
 y \*= n;
 n--;
 } while ((n > 0) && (y < n));
 return x;
 }
</pre>

GCC generates the following assembly code:

	z at %ebp+8	, y at %ebp+12, z at %ebp+16
ť.	movl	8(%ebp), %eax
z	movl	12(%ebp), %ecx
5	movl	16(%ebp), %edx
¢	.L2:	
5	add1	%edx, %eax
5	imull.	%edx, %ecx
7	subl	\$1, %edx
8	testl	%edx, %edx
	jle	.L5
ò	cmpl	%edx, %ecx
ŧ.	j1	.L2
z	.L5:	

A. Make a table of register usage, similar to the one shown in Figure 3.14(b).

#### See Chapter 3 in CSAPP for more examples

11


13



# Instruction Detail: Make a Program (1/6)


### Practice1: function example

result = asm\_sum(final\_number), written by assembly language




### Instruction Detail: Make a Program (2/6)

### Execution results of Practice 1



### Instruction Detail: Make a Program (3/6)

### Practice 2: Standalone assembly program



# Instruction Detail: Make a Program (4/6)

### directive

- Meta-statements (pseudo-instruction)
- Used for giving information to assembler (affect how the assembler operates. not directly executed on CPU)
- ✓ Begin with . (period)
- ✓ Representative directive
  - .file, .include
  - .text, .data, .comm, .section
  - .long, .byte,. string, .ascii, .float, .quad
  - .global, .align, .size
  - .set, .equal, .rept, .space
  - .macro, .endm
  - .if, .else, .endif
  - .cfi\_startproc, .cfi\_endproc for debugging
  - ...


#### refer to "GNU assembler" in the lecture site or "info as" on the Linux shell



### Instruction Detail: Make a Program (5/6)


### Software Interrupt

✓ write() system call



### Instruction Detail: Make a Program (6/6)


- Software Interrupt (cont')
  - Interrupt and system call handling





# Summary

- Understand ISA
- Know about IA register, memory, and instruction model
- Learn the format of IA instruction
  - Iabel, opcode, operands, comments
- Learn the types of IA opcode
  - ✓ mov, add, cmp, jmp, push, call, ret, int, ...



(Source: http://melonicedlatte.com/ computerarchitecture/2019/01/30/192433.html)

Homework 6: Make an assembly program

- **1.1 Requirements** 
  - print out the prime number from 1 to 50
  - using a function
  - shows student's ID and date (using whoami and date)
- 1.2 Write a report

- 1) Introduction, 2) Design/Source code, 3) Snapshots 4) Discussion

1.3 How to submit? Send 1) report and 2) source code to mgchoi@dankook.ac.kr

- 1.4 Deadline: a week later (same time)
- 1.5 Warn: DO NOT utilize "gcc –S option" (easily detected)





### Quiz

- 1. Explain the differences between eax, rax and ax in the register model of IA. What is the merit of the more registers?
- 2. Explain the three components of an IA instruction format. What are the differences between "movl \$2, a" and "movl 2, a"?
- 3. Explain two ways how the C statement "d = b \* 7" is translated into assembly language.
- 4. Discuss the differences between function call and system call (e.g. printf() vs. write(), at least three).
- 5. There are various optimization options in gcc such as "O0, O1, O2, O3 and Os". What if we create an assembly program using O3 when we create the move\_exam.s? What if we create an assembly program using O3 when we declare the a, b, c as local variables?

13	31	15	87 0	
Zraz	Zeax	Zax Zah	7/a1	Return value
Zrbx	Zebx	Xbx Zbh	261	Callee saved
Zrez	Zecx	Zcs Zch	Zel	4th argument
Zrdx	Zedz	Zdx Zdb	2/ 2/ 2/	3rd argument
Zrai	Zesi	Xai	Zail	2nd argument
Zrdi	Zedi	Zdi	Zdil	1st argument
Хгър	Xebp	Xbp	Zbpl	Callee saved
Zxep	Zeep	Xep	Zapl	Stack pointer
Xx-9	Zr8d	ZrBw	%x 8b	5th argument
Zr9	Zr9d	Xr9w	%r9b	6th argument
%r10	%r10d	Zrlow	%r10b	Caller saved
Zrii	Zriid	Zrliv	Xr11b	Caller saved
Zr12	%r12d	Zr12w	%r12b	Callee saved
Xr13	%r13d	Zr13w	Xr13b	Calloo saved
Xr 14	%r14d	Zr14w	%r14b	Callee saved
Zr15	%r15d	%r15w	%r15b	Callee saved

P choijm@embedded: ~/Syspro/chap6			$\times$
holjm@embedded:~/Syspro/chap6% gcc -v leading specs from /usr/lib/gcc/1486-lib onfigured with: ./src/configure -v	enable-language gxx-include-din ble-nlswitho tenable-cloo nu _exam.c	s=c,c+ =/usr/ ut-inc ale=gn	inc lud u -
nt $a = 20$ , $b = 30$ ; nt c;			
nt c;			
nt main()			
a = 2;			
b = a;			
c = a + b;			
printf("c = %d n", c);			
hoijm@embedded:~/Syspro/chap6\$ gcc -S -	-mpush-args -mr	o-accu	mul
hoiim@embedded:~/Syspro/chap6\$			
hoijm@embedded:~/Syspro/chap6\$			

# Appendix1: MU0, A Simple CPU

- Simple CPU from Manchester University
- Architecture
  - ✓ Register set
    - PC : program counter
    - ACC : accumulator
    - IR : Instruction Register
  - ✓ ALU : Arithmetic-Logic Unit
  - CU : Control Unit (instruction decode and control logic)
  - ✓ Memory




Figure 1.5 MU0 datapath example.

#### (Source: ARM System-on-Chip Architecture, by S. Furber)



Data Transfer




Figure 1.6 MU0 register transfer level organization.

✓ 1) fetch, 2) execution, 3) flow control



# Appendix1: MU0, A Simple CPU

### MU0 instruction set

- ✓ 16-bit machine with 12-bit address space
- ✓ 8 instructions (4-bit opcode)
- ✓ 12-bit operand (4096 address space)

Instruction	Opcode	Effect
LDA S	0000	$ACC := mem_{16}[S]$
STO S	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMP S	0100	PC := S
JGE S	0101	if $ACC \ge 0$ PC := S
JNE S	0110	if ACC $\neq 0$ PC := S
STP	0111	stop

 Table 1.1
 The MU0 instruction set.



Control Logic

	In	puts				5 m 11				Ou	tput	S			
Instructio	Opcode on ↓	Reset	1	ft ACC ACCz	1	Asel	Bse ↓	l ACCe	PCc e ↓	e A IRce	¢	oe ALUfs	MEN ↓	Irq RnW	Ex/ft
Reset	xxxx	1	x	x	x	0	0	1	1	1	0	= 0	1	1	0
LDA S	0000	0	0	x	x	1	1	1	0	0	0	= B	1	1	1
	0000	0	1	x	x	0	0	0	1	1	0	B+1	1	1	0
STO S	0001	0	0	x	x	1	x	0	0	0	1	x	1	0	1
	0001	0	1	x	x	0	0	0	1	1	0	B+1	1	1	0
ADD S	0010	0	0	x	x	1	1	1	0	0	0	A+B	1	1	1
	0010	0	1	x	x	0	0	0	1	1	0	B+1	1	1	0
SUB S	0011	0	0	x	x	1	1	1	0	0	0	A–B	1	1	1
	0011	0	1	x	x	0	0	0	1	1	0	B+1	1	1	0
JMP S	0100	0	x	x	x	1	0	0	1	1	0	B+1	1	1	0
JGE S	0101	0	x	x	0	1	0	0	1	1	0	B+1	1	1	0
	0101	0	x	x	1	0	0	0	1	1	0	B+1	1	1	0
JNE S	0110	0	x	0	x	1	0	0	1	1	0	B+1	1	1	0
	0110	0	x	1	x	0	0	0	1	1	0	B+1	1	1	0
STP	0111	0	x	x	x	1	x	0	0	0	0	x	- 0	1	0

Table 1.2MU0 control logic.

- ✓ FSM(Finite State Machine): Execute, Fetch state
  - Initialization: reset (known state) makes the ALU output as zero
  - Register change: when XXce is '1'
  - Multiplexer: Asel, Bsel



# Appendix1: MU0, A Simple CPU

- ALU logic for one bit
  - ✓ ALU functions required
    - A+B: normal adder
    - A-B: complement and adding
    - B: force A and carry-in to zero
    - B+1: force A to zero and carry-in to 1
    - 0: reset




Figure 1.7 MU0 ALU logic for one bit.



# Appendix1: MU0, A Simple CPU

### MU0 extensions

- Extending the address space
- Adding more addressing modes
- Allowing the PC to be saved in order to support a subroutine mechanism
- Adding more registers
- Support interrupts
- ✓ ...

