

Lecture Note 9. Paging and Beyond Physical Memory

May 29, 2024 Jongmoo Choi

Dept. of Software Dankook University <u>http://embedded.dankook.ac.kr/~choijm</u>

(Copyright © 2024 by Jongmoo Choi, All Rights Reserved. Distribution requires permission.)


J. Choi, DKU

Contents

- From Chap 18~22 of the OSTEP
- Chap 18. Paging: Introduction
 - ✓ Page Table
 - Address Translation and Memory Trace
- Chap 19. TLB (Translation Lookaside Buffer)
 - ✓ Faster Translation
 - ✓ TLB hit: Fast translation vs TLB miss: TLB management
- Chap 20. Advanced Page Tables
 - ✓ Multi-level Page Table
 - ✓ Inverted Page Table
- Chap 21. Beyond Physical Memory: Mechanisms
 - Memory Hierarchy and on-demand loading
 - ✓ Swap and Page Fault
- Chap 22. Beyond Physical Memory: Policies
 - Cache management model: Locality, Trashing
 - ✓ Page replacement policies: FIFO, LRU, OPT, Approximate LRU, ...


Executive Summary

- Comparison among contiguous, segmentation and paging
 - Contiguous allocation: based on base, limit register
 - ✓ Non-contiguous allocation
 - Segmentation: variable size
 - Paging: fixed-size



Comparison among contiguous, segmentation and paging

- ✓ Contiguous allocation: based on base, limit register
- Non-contiguous allocation
 - Segmentation: variable size




Paging: fixed-size

Executive Summary

Comparison among contiguous, segmentation and paging

- ✓ Contiguous allocation: based on base, limit register
- ✓ Non-contiguous allocation
 - Segmentation: variable size




Paging: fixed-size

Chap 18. Paging: Introduction


Why paging?


- Two common approaches for non-contiguous management
 - Variable size: segmentation
 - Sharing, Protection support
 - Address translation: using segment table
 - But, memory becomes fragmented (external fragmentation), thus allocation becomes more challenging over time
 - Fixed size: paging
 - No external fragmentation, Easy for HW supports (e.g. TLB)
- ✓ Terms for paging
 - Virtual memory: divided into a fixed size unit called page
 - Physical memory: also divided into a fixed size unit called page frame
 - Address translation: using page table



Example of Paging

- ✓ Virtual memory
 - Tiny address space of a process: 64B total size, page size: 16B → 4 pages in an address space
- ✓ Physical memory
 - Tiny physical memory: 128B, page frame size: 16B → total 8 frames
 - · Frame 0 for OS itself
 - Frame 2, 3, 5 and 7 for the process (Note that they are not contiguous and not in order)
 - Other frames are managed by a free list (a bitmap or list is enough)









Figure 18.2: A 64-Byte Address Space In A 128-Byte Physical Memory

Page table

- A data structure that records where each page is placed in physical memory (which frame): same role as segment table
- Per-process data structure
- Used for address translation
 - Virtual address: 4 → physical address: 3 x 16B + 4 = 52
 - Virtual address: 44 → physical address: 5 x 16B + 12 = 92
 - Virtual address: 21 → physical address: 7 x 16B + 5 = 117



- Address translation in formal
 - ✓ Address size
 - Address space size: $64B \rightarrow virtual address size: 6-bit (2⁶ = 64B)$
 - c.f.) Address space size of 32-bit CPU: 4GB → address size: 32-bit (2³² = 4GB)
 - Physical memory size: 128B → physical address size: 7-bit (2⁷ = 128B)
 - ✓ Virtual address: consists of VPN (virtual page number) and offset
 - Page (and frame) size: 16B → offset size: 4-bit. As the result, the remaining 2bit becomes VPN (note that there are 4 pages (2²))
 - VPN is used for searching page table: VPN → PFN (Physical Frame Number)
 - ✓ Physical address
 - PFN x page size + offset (VPN is translated while offset is not)
 - ✓ Example
 - Virtual address: 21 → bit: 01 0101 → VPN: 01, offset: 0101 → PFN: 111 → 111*16B + 0101 → physical address: 117





Figure 18.3: The Address Translation Process


- Address translation summary
 - 1. Virtual address is divided in two parts: page number(p) and offset(d)
 - Page number: used as an index into a page table (also known as VPN)
 - Offset: used to locate the physical address within a frame
 - 2. Each entry of the PT contains the starting address of the frame.(PFN)
 - \checkmark 3. Combining the starting address with the offset \rightarrow physical address



(Source: A. Silberschatz, "Operating System Concept")

18.2 Where Are Page Table Stored?

- How to manage page table?
 - ✓ Per process data structure
 - ✓ Stored in PCB (or separated data structure linked with PCB) in kernel space → in memory




18.2 Where Are Page Table Stored?

- Why in memory? (instead of CPU)
 - ✓ Note that the base/limit register is in CPU.
 - ✓ Since the page table is too large.
 - 32-bit CPU, page: 4KB → offset: 12-bit, VPN: 20-bit
 - 2²⁰ entries in a page table → PTE (Page Table Entry)
 - Usually 4B per PTE → 2²⁰ x 4B = 4MB size
 - ✓ Assume that there are 100 processes
 - 100 x 4MB = 400MB for page tables
 - Too big to fit in a CPU → place them in memory

Two Issues

- ✓ Each memory access requires address translation → translation needs to access a page table → page table is in memory → Does this mean that each memory access actually requires two memory accesses? → TLB (Translation Lookaside Buffer) → Chapter 19
- ✓ Even though they are in memory, they are still big → fixed size chopping requires a large amount of mapping information → multilevel page table or inverted page table → Chapter 20



18.3 What's actually in the Page Table?

Page table

- Consists of PTEs(Page Table Entries), where each maps a page into a page frame (map a virtual address into a physical address)
 - like an array where each entry is indexed by VPN, having PFN as the value of each entry
- In addition, each PTE has several information bits
 - P (Present bit): whether this page is in physical memory or on disk (swap out)
 - R/W (Read/Write bit): Whether writes are allowed to this page
 - U/S (User/Supervisor bit): if user-mode processes can access the page
 - A (Access bit, a.k.a. reference bit): for replacement
 - D (Dirty bit): whether the page has been modified
 - Others
 - G, PAT, PCD, PWT: determine how HW caching works for the page
 - Valid bit: used or unused (e.g. space between stack and heap which is not used)
 - · Various Protection bits



Figure 18.5: An x86 Page Table Entry (PTE)

What is the difference between page fault (P bit) and segmentation fault (Valid bit)?
J. Choi, DKU


18.4 Paging: Also Too Slow

- To access memory (e.g. mov 21, %eax)
 - ✓ Find PTE address
 - PTBR: Page table base register
 - ✓ Fetch PTE /* access memory */
 - ✓ Check bits
 - Fetch physical address /* access memory again */

```
1
    // Extract the VPN from the virtual address
    VPN = (VirtualAddress & VPN_MASK) >> SHIFT
2
3
    // Form the address of the page-table entry (PTE)
4
    PTEAddr = PTBR + (VPN * sizeof(PTE))
5
6
7
    // Eetch the PTE
   PTE = AccessMemory (PTEAddr)
8
9
    // Check if process can access the page
10
    if (PTE.Valid == False)
11
        RaiseException (SEGMENTATION_FAULT)
12
    else if (CanAccess(PTE.ProtectBits) == False)
13
14
        RaiseException (PROTECTION_FAULT)
    else
15
        // Access is OK: form physical address and fetch it
16
                  = VirtualAddress & OFFSET MASK
        offset
17
        PhysAddr = (PTE.PFN << PFN_SHIFT) | offset
18
        Register = AccessMemory (PhysAddr)
19
```

Figure 18.6: Accessing Memory With Paging

Choi, DKU



18.5 A Memory Trace

- High-level viewpoint
- Assembly viewpoint

```
1024 movl $0x0,(%edi,%eax,4)
1028 incl %eax
1032 cmpl $0x03e8,%eax
1036 jne 0x1024
```

Memory trace

- ✓ Assumption
 - Page/frame size: 1KB (1024B)
 - Code: VPN:1, PFN:4 (PA = 4*1024)
 - Array: VPN:39, PFN:7 (PA = 7*1024)
 - PT: located in PA 1024
- ✓ Figure 18.7: first five loop
 - PT[1] for instruction address
 - Instruction fetch
 - PT[39] for data address
 - Data fetch
 - 10 memory accesses per each loop (4 for instruction, 1 for data, 5 for PT)





Figure 18.7: A Virtual (And Physical) Memory Trace

Chap. 19 Paging: Faster Translations (TLBs)

TLB (Translation Lookaside Buffer)

- ✓ A part of MMU (Memory Management Unit) for faster translation
- ✓ Cache of recent used PTEs (popular virtual-to-physical pairs) → a better name would be an address-translation cache
- Translation step: 1) HW first check TLB, 2) if (hit), translation performs quickly without having to consult PT, 3) otherwise, access PT, 4) update TLB to cache the recently used PTE



J. Choi, DKU

19.1 TLB Basic Algorithm

- How HW might handle an address translation?
 - ✓ Hit → only one memory access (line 7)
 - ✓ Miss → two accesses, one for PTE (line 12) and the other for read data access (line 7 via line 19) + TLB update (line 18)
 - ✓ Locality: most accesses hit in TLB

```
VPN = (VirtualAddress & VPN MASK) >> SHIFT
1
    (Success, TlbEntry) = TLB Lookup(VPN)
2
    if (Success == True) // TLB Hit
3
        if (CanAccess(TlbEntry.ProtectBits) == True)
4
                    = VirtualAddress & OFFSET MASK
            Offset
5
            PhysAddr = (TlbEntry.PFN << SHIFT) |
                                                    Offset
6
            Register = AccessMemory (PhysAddr)
7
        else
8
            RaiseException (PROTECTION FAULT)
9
    else
                           // TLB Miss
10
        PTEAddr - PTBR + (VPN * sizeof (PTE))
11
        PTE = AccessMemory (PTEAddr)
12
        if (PTE.Valid == False)
13
            RaiseException (SEGMENTATION FAULT)
14
        else if (CanAccess(PTE.ProtectBits) == False)
15
            RaiseException (PROTECTION FAULT)
16
        else
17
          TLB_Insert (VPN, PTE.PFN, PTE.ProtectBits)
18
           RetryInstruction()
19
```

Figure 19.1: TLB Control Flow Algorithm

19.2 Example: Accessing an Array

Example code

- ✓ int a[10] → 4B x 10
- ✓ Page size: 16B → 4 array entries at most → Assume Figure 19.2 layout
- ✓ Memory access behavior
 - Access a[0] → TLB miss → two memory accesses
 - Access a[1],a[2] → TLB hit → one memory access
 - Access a[3],a[7] → TLB miss, Access a[4/5/6], a[8/9] → TLB hit
 - TLB hit ratio: 70% (usually > 99% in general)

```
int sum = 0;
for (i = 0; i < 10; i++) {
    sum += a[i];
}</pre>
```




Figure 19.2: Example: An Array In A Tiny Address Space
 If the page size is 32B, how is TLB miss ratio?
 What about if there exists an outer loop? (e.g. "for (j=0; j<2; j++)")
 J. Choi, DKU

18

19.2 Example: Accessing An Array

Use caching when possible

TIP: USE CACHING WHEN POSSIBLE

Caching is one of the most fundamental performance techniques in computer systems, one that is used again and again to make the "commoncase fast" [HP06]. The idea behind hardware caches is to take advantage of locality in instruction and data references. There are usually two types of locality: temporal locality and spatial locality. With temporal locality, the idea is that an instruction or data item that has been recently accessed will likely be re-accessed soon in the future. Think of loop variables or instructions in a loop; they are accessed repeatedly over time. With spatial locality, the idea is that if a program accesses memory at address *x*, it will likely soon access memory near *x*. Imagine here streaming through an array of some kind, accessing one element and then the next. Of course, these properties depend on the exact nature of the program, and thus are not hard-and-fast laws but more like rules of thumb.

Hardware caches, whether for instructions, data, or address translations (as in our TLB) take advantage of locality by keeping copies of memory in small, fast on-chip memory. Instead of having to go to a (slow) memory to satisfy a request, the processor can first check if a nearby copy exists in a cache; if it does, the processor can access it quickly (i.e., in a few CPU cycles) and avoid spending the costly time it takes to access memory (many nanoseconds).

You might be wondering: if caches (like the TLB) are so great, why don't we just make bigger caches and keep all of our data in them? Unfortunately, this is where we run into more fundamental laws like those of physics. If you want a fast cache, it has to be small, as issues like the speed-of-light and other physical constraints become relevant. Any large cache by definition is slow, and thus defeats the purpose. Thus, we are stuck with small, fast caches; the question that remains is how to best use them to improve performance.

19.3 Who Handles the TLB Miss?

- Two approaches
 - ✓ HW-managed TLB
 - HW has a logic to manipulate TLB including TLB update
 - HW must exactly know the PT format, address format, …
 - E.g.) Intel CPU → CISC
 - ✓ SW-managed TLB
 - HW simply raises an exception
 - OS (TLB trap handler) explicitly manages TLB → more flexible
 - E.g.) MIPS, Sun SPARC v9 → RISC

```
VPN = (VirtualAddress & VPN MASK) >> SHIFT
1
   (Success, TlbEntry) = TLB_Lookup(VPN)
2
   if (Success == True) // TLB Hit
3
        if (CanAccess(TlbEntry.ProtectBits) == True)
                   = VirtualAddress & OFFSET MASK
5
            Offset
            PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
            Register = AccessMemory (PhysAddr)
7
        else
8
            RaiseException (PROTECTION FAULT)
9
    else
                           // TLB Miss
10
        RaiseException(TLB MISS)
11
```

Figure 19.3: TLB Control Flow Algorithm (OS Handled)

J. Choi, DKU


19.4 TLB Contents: What's in There? (Optional)

A TLB entry

✓ VPN + PFN + bits (32 or 64 or 128 bits)

VPN PFN other bits

- ✓ Bits
 - Valid bit: whether the entry has a valid translation or not
 - Protection bits: R/W/E
 - Others: ASID (Address-Space IDentifier), dirty bit, ...
- ✓ Fully-associative
 - Can place any entry
- ✓ Search in parallel



(Source: A. Silberschatz, "Operating system Concept")

19.5 TLB Issue: Context Switches (Optional)

TLB

- Contains virtual-to-physical mapping
- ✓ Only valid for current-running process
 - Context Switch → need to invalid or distinguish TLB entries btw processes
- ✓ Example
 - P1: VPN 10 → PFN 100, P2: VPN 10 → PFN 170
 - P1 run → P1 accesses VPN 10 → CS from P1 to P2 → P2 accesses VPN 10 → Case 1: cause problem
 - Solution: 1) flush before CS (set all valid bit as 0) → case 2, 2) ASID (Address Space IDentifier) → case 3
 - TLB flush is a heavy operation \rightarrow causing high TLB misses

VPN	PFN	valid	prot	VPN	PFN	valid	prot	VPN	PFN	valid	prot	ASID
10	100	1	rwx	10	100	0	rwx	10	100	1	rwx	1
3 <u>3 33</u>	<u> </u>	0	<u> </u>	3 <u>3 93</u>		0	<u></u>			0		<u> </u>
10	170	1	rwx	10	170	1	rwx	10	170	1	rwx	2
23-33		0		13-33	_	0	-	<u>10-1</u> 0	-	0	_	-
Case 1)					Case 2)				Case 3)			

Chap. 20 Paging: Smaller Tables

Page table

- ✓ Locate in main memory
 - 1) Increase the number of memory accesses → TLB (chapter 19)
 - 2) Space overhead → this chapter
- ✓ How large it is?
 - 32-bit address space (2^{32}), 4KB page size (2^{12}) → PTEs in PT = 2^{20}
 - PTE size = 4B → 4MB for a PT (read page 1 of chapter 20 in OSTEP)
 - Note that PT is managed per a process (400MB if there are 100 processes) → May cause a memory shortage
- ✓ How to make smaller PT?
 - Bigger pages (page size: 4KB → 2MB, called huge page)
 - Hybrid approach: segmentation + paging
 - Multi-level page table
 - Inverted page table

20.1 Simple Solution: Bigger Pages (Optional)

Bigger pages


- ✓ 32-bit address space (2^{32}), 4B for PTE
 - 4KB Page size (2¹²) → PTEs in PT = 2²⁰ → PT size = 4MB
 - 8KB Page size (2¹³) → PTEs in PT = 2¹⁹ → PT size = 2MB
 - 4MB Page size (2²²) → PTEs in PT = 2¹⁰ → PT size = 4KB
- ✓ Pros): Simple, positive effect on TLB hit
- Cons): Internal fragmentation (waste of memory), heavy loading time
- ✓ How about multiple sizes for page?
 - Support 4KB, 16KB and 4MB at the same time (like huge page + base page in Intel)
 - Pros): Flexible, less internal fragmentation
 - Cons): Complexity in OS (still in progress)



20.2 Hybrid Approach: Paging & Segments (optional)

Hybrid approach

- Idea: Limit information in a segment can reduce PT size \checkmark
- Simple example: 16KB address space, 1KB page size
 - Use 4 pages (1 for code, 1 for heap and 2 for stack) → Fig. 20.1 (note: noncontiguous)
 - Place in page frame 10, 23, 28 and 4 respectively
 - Paging only: Fig. 20.2
 - 16 PTES, most PTEs are invalid
 - Hybrid approach
 - Code: base = 0, limit = 1K \rightarrow 1 PTE for code, Heap: base=4K, limit = 5K \rightarrow 1 PTE for heap, Stack: base=14K, limit = $16K \rightarrow 2$ PTE for stack
 - The limit register holds the maximum valid pages \rightarrow access above the limit generates the segmentation fault \rightarrow PT can hold valid page only



25

Figure 20.2: A Page Table For 16KB Address Space

0

1

(U

20.2 Hybrid Approach: Paging & Segments (optional)

Hybrid approach

- ✓ Intel CPU example
 - Virtual address → segmentation → Linear address
 - Linear address → Paging → Physical address




Figure 3-1. Segmentation and Paging

(Source: Intel 64 and IA32 Architectures SW Developer's Manual, Volume 3: System Programming Guide)

J. Choi, DKU

ldea

- ✓ Using structural PTs (instead of linear table) → multi-level table
 - Page directory: each entry represents related PT
 - Can reduce a large number of unallocated page tables using valid bits in the page directory




Figure 20.3: Linear (Left) And Multi-Level (Right) Page Tables

- Example: how much memory space for PT can be reduced?
 - ✓ Address space: 16KB (14bit), page size: 64B (6bit) → 256 PTEs (8bit)
 - Assume 6 pages (0, 1, 4, 5, 254, 255) are used for code, heap and stack → Figure 20.4
 - Pages are allocated in frames 10, 23, 80, 59, 55 and 45, respectively
 - ✓ How many frames are needed for PT in the linear approach?
 - Total 256 PTEs → 16 PTE (64B/4B) in a frame → 16 frames
 - ✓ How about in the multi-level approach?
 - 1 directory + 2 last-level PTs → 3 frames (around 20%)




Figure 20.4: A 16KB Address Space With 64-byte Pages


Page I	Directory	Page of	of <mark>PT (@</mark> F	PFN:100)	Page of	of PT (@F	FN:101)
PFN	valid?	PFN	valid	prot	PFN	valid	prot
100	1	10	1	r-x	—	0	
0	0	23	1	r-x		0	
-	0		0			0	
	0		0			0	
	0	80	1	rw-		0	
	0	59	1	rw-		0	
<u> 19</u>	0	1 <u></u> 1	0		<u> </u>	0	
<u>.</u>	0		0			0	
	0		0		· · · · ·	0	
	0		0	2 		0	
	0		0			0	
	0		0			0	<u></u>
<u>17</u>	0		0			0	<u> </u>
	0	-	0	—	_	0	
<u></u>	0		0		55	1	rw-
101	1		0	:	45	1	rw-

Figure 20.5: A Page Directory, And Pieces Of Page Table

Address translation

- Virtual address is divided into three parts: Directory index, PT index and offset (instead of two parts: VPN, offset)
 - Virtual memory size: 16KB → address : 14bit
 - Page size: 64B → offset bit: 6bit
 - PTEs in a frame: 16 → PT index: 4bit
 - PTEs in a directory: 16 → Directory index: 4bit

VPN							offset						
13	12	11	10	9	8	7	6	5	4	3	2	1	0



Page Directory Index	Page Table Index
· · · ·	0

Page Directory		Page o	of PT (@P	FN:100)	Page of PT (@PFN:101)			
PFN	valid?	PFN	valid	prot	PFN	valid	prot	
100	1	10	1	r-x	s — 6	0		
	0	23	1	r-x		0	-	
	0	<u> </u>	0			0		
	0	8000	0			0	_	
	0	80	1	rw-	· · · · ·	0	-	
	0	59	1	rw-		0	_	
	0	80	0			0		
	0	3 <u></u> 3	0	20-12	2 <u>1</u>	0		
	0		0	<u></u>		0	_	
	0		0			0	-	
	0	\rightarrow	0		S <u></u> 2	0		
-	0	—	0		\rightarrow	0		
	0	2 000	0	0		0	. <u> </u>	
	0	· · · · ·	0		S <u>— 4</u>	0	-	
	0	—	0		55	1	rw-	
101	1	·	0		45	1	rw-	

- E.g. 1) VA = 100 → 00 0000 0110 0100 → Directory: 0000, PT index: 0001, Offset: 100100 → PA = 23 * 64B + 32 + 4
- E.g. 2) VA= 300 → 00 0001 0010 1100 → Directory: 0000, PT index: 0100, offset: 101100 → PA = 80* 64B + 32+8+4
- E.g. 3) 16257 = 11 1111 1000 0001 → Directory: 1111, PT index: 1110, offset: 000001 → PA = 55 x 64B + 1
 - E.g. 4) VA= 200 → 00 0000 1100 1000 → Directory: 0000, PT index: 0011, offset: 001000 → invalid in PT
- E.g. 5) VA= 1030 → 00 0100 0000 0110 → Directory:
 0001 DT index: 0000 affect: 000110 > investid in directory

0001, PT index: 0000, offset: 000110 → invalid in directory


Figure 20.5: A Page Directory, And Pieces Of Page Table

- Address translation in Pseudo-code
 - ✓ Concerns of the Multi-level PT
 - Address translation requires two accesses to PTs (vs. one access in the linear approach)
 - Increased HW complexity for multi-level translation
 - ✓ Remember TLB → It can hide them

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
2
    (Success, TlbEntry) = TLB_Lookup(VPN)
                           // TLB Hit
3
    if (Success == True)
        if (CanAccess(TlbEntry.ProtectBits) == True)
4
                     = VirtualAddress & OFFSET MASK
            Offset
5
            PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
            Register = AccessMemory (PhysAddr)
7
        else
8
9
            RaiseException (PROTECTION_FAULT)
10
    else
                            // TLB Miss
11
        // first, get page directory entry
12
        PDIndex = (VPN & PD_MASK) >> PD_SHIFT
13
        PDEAddr = PDBR + (PDIndex * sizeof(PDE))
                = AccessMemory (PDEAddr)
14
        PDE
15
        if (PDE.Valid == False)
            RaiseException (SEGMENTATION FAULT)
16
        else
17
            // PDE is valid: now fetch PTE from page table
18
            PTIndex = (VPN & PT_MASK) >> PT_SHIFT
19
20
            PTEAddr = (PDE.PFN << SHIFT) + (PTIndex * sizeof(PTE))
21
            PTE
                     = AccessMemory (PTEAddr)
            if (PTE.Valid == False)
22
                 RaiseException (SEGMENTATION FAULT)
23
24
            else if (CanAccess(PTE.ProtectBits) == False)
25
                 RaiseException (PROTECTION_FAULT)
            else
26
                 TLB_Insert (VPN, PTE.PFN, PTE.ProtectBits)
27
                 RetryInstruction()
28
               Figure 20.6: Multi-level Page Table Control Flow
```

J. UNUİ, DKU


- More than two levels
 - ✓ Virtual address: 30-bit, page size: 512B
 - Address: 30bit, offset: 9bit → VPN: 21bit, PTEs in a page: 128 (512/4)
 - 2-level: left figure
 - PT index = 7 bit (2⁷ = 128), Page directory: need to cover remaining 14-bits → 2¹⁴
 PTEs → 128 pages for Page directory
 - 3-level: right figure
 - PT index = 7 bit, PD index0 = 7 bit (upper-level), PD index1 = 7 bit → one page for PD index0, PD index1 and PT needed only for valid PTEs → save memory
 - Intel: 32-bit → 2-level, 64-bit → 4-level



(Source: Intel 64 and 1A32 Architectures SW Developer's Manual, Volume 3: System Programming Guide, Chapter 4) Choi, DKU

20.4 Inverted Page Tables

- Page table
 - ✓ VPN → PFN, One per process in a system
- Inverted Page Table
 - ✓ PFN → VPN, Only one in a system (hence reduce memory for PT)
 - Page table index: physical frame number (one entry per physical page)
 - PTE: virtual page number, process ID that maps the physical page
 - ✓ Address Translation
 - Need search: 1) linear scan, 2) hash




J. Choi, DKU

Chap. 21 Beyond Physical Memory: Mechanisms

Memory hierarchy

- ✓ Register, Cache, Memory, Disk (or SSD), Sever, ...
- ✓ VM (Virtual Memory) focus on Memory and Disk
 - Memory: relatively fast but small
 - Disk: relatively slow but large
- OS wants to execute multiple processes at the same time
 - Frequently accessed data → place in memory
 - Seldom accessed data → place in disk, bring into memory if necessary (demand loading or demand paging)
 Virtual memory
 Physical




21.1 Swap space

- Swap definition
 - Space in disk for moving pages back and forth
 - To migrate data from memory to disk when available memory space is insufficient
 - Moving granularity: page vs. process
 - When: light vs heavy memory hungry condition
 - How: replacement policy (LRU pages, low-priority processes)
 - E.g.) 4 frames and 8-page swap space
 - Proc $0/1/2 \rightarrow$ ready or running, Proc $3 \rightarrow$ suspended (swap out)

PFN 0

PFN 1

PFN 2



(Source: A. Silberschatz, "Operating system Concept")

Physical Proc 0 Proc 1 Proc 1 Proc 2 Memory **[VPN 0]** [VPN 2] [VPN 3] **[VPN 0]** Block 0 Block 1 Block 2 Block 3 Block 4 Block 5 Block 6 Block 7 Proc 0 Proc 0 Proc 1 Proc 1 Proc 3 Proc 2 Swap Proc 3 [Free] [VPN 1] Space [VPN 2] **[VPN 0]** [VPN 1] [VPN 0] [VPN 1] [VPN 1]

PFN 3

Figure 21.1: Physical Memory and Swap Space


Benefit

- Allow to support the illusion of a large virtual memory for a process (usually larger than physical memory)
- Transparent to programmers (vs. memory overlay)

21.2 Present Bit / 21.3 Page Fault

Present bit in PTE

- ✓ To identify whether a page is in memory or swap out
 - Present bit == 1, access the page
 - Present bit == 0, → page fault
- Page fault
 - Trigger page fault handler that bring the page from disk to memory
 - From swap space or from a file (e.g. demand loading)



(Source: A. Silberschatz, "Operating system Concept")

☞ Features of paging: easy to support demand loading (fast execution), HW friendly, fixed, ..
 ☞ Load a page in virtual memory → Read a disk block in file system (using inode) → VM and FS works together in an integrated manner.

21.4 Page Fault Control Flow

HW control flow

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
1
    (Success, TlbEntry) = TLB_Lookup(VPN)
2
3
    if (Success == True)
                             // TLB Hit
4
        if (CanAccess(TlbEntry.ProtectBits) == True)
                      = VirtualAddress & OFFSET MASK
5
             Offset
             PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
6
             Register = AccessMemory (PhysAddr)
7
8
        else
9
             RaiseException (PROTECTION_FAULT)
10
    else
                            // TLB Miss
11
        PTEAddr = PTBR + (VPN * sizeof(PTE))
        PTE = AccessMemory (PTEAddr)
12
        if (PTE.Valid == False)
13
             RaiseException (SEGMENTATION FAULT)
14
        else
15
             if (CanAccess(PTE.ProtectBits) == False)
16
17
                 RaiseException (PROTECTION_FAULT)
             else if (PTE.Present == True)
18
                 // assuming hardware-managed TLB
19
                 TLB_Insert (VPN, PTE.PFN, PTE.ProtectBits)
20
                 RetryInstruction()
21
             else iI (PTE.Present == False
22
23
                 RaiseException (PAGE_FAULT
```

Figure 21.2: Page-Fault Control Flow Algorithm (Hardware)

SW control flow





Figure 21.3: Page-Fault Control Flow Algorithm (Software) [☞] What are the differences between the page fault and segmentation fault? [☞] What if there is no free frame? → Evict (see Chapter 22)

Chap. 22 Beyond Physical Memory: Policies

- Demand paging (a.k.a. demand loading)
 - Make mapping information without actual loading (fast execution)
 - ✓ Start running → occur page faults → loading in a lazy manner (we can load pages that are actually used)
 - $\checkmark\,$ Life is easy where there are a lot of free frames
- When little memory is free
 - ✓ Memory pressure forces OS for paging out to make room
 - Replacement policy: decide which page (or pages) to evict



Goal

- Maximize cache hit (minimize cache miss)
- Model
 - ✓ Average memory access time (AMAT)

$$AMAT = (P_{Hit} \cdot T_M) + (P_{Miss} \cdot T_D)$$

- Where
 - T_M : memory access latency
 - \cdot T_D: disk access latency
 - P_{hit} : probability of finding data in the cache ($P_{miss} = 1 P_{hit}$)
- Example (Details can be found in the page 2 of chapter 22 in OSTEP)
 - Assume that $T_M = 100$ ns, $T_D = 10$ ms (10,000,000 ns)
 - · P_{hit} = 50% → AMAT = 0.5 x 100 + 0.5 x 10,000,000 = 5,000,050 = 5ms
 - P_{hit}= 90% → AMAT = 0.9 x 100 + 0.1 x 10,000,000 = 1,000,090 = 1ms
 - P_{hit}= 99% → AMAT = 0.99 x 100 + 0.01 x 10,000,000 = 100,099 = 0.1ms
- Hit ratio is quite important
 - Expected hit ratio = S_M / S_D if an access pattern is the uniform distribution
 - · Remember locality which makes it feasible to obtain high hit ratio
- Note: right model is also applicable (more accurate) → $AMAT = T_M + (P_{Miss} \cdot T_D)$

22.2 Optimal Replacement Policy

- Optimal replacement policy (known as MIN)
 - Evict a page that will be accessed furthest in the future
 - Best replacement policy
 - Not implementable (comparison purpose, quite useful)
 - ✓ Example
 - Reference string: 0 1 2 0 1 3 0 3 1 2 1
 - Cache size: 3 frames
 - Hit ratio = 6/11 = 54.5%
 - Compulsory miss (Cold-start miss), Capacity miss, Conflict miss (Direct mapping or set-associative case)

Access	Hit/Miss?	Evict	Resulting Cache State
0	Miss		0
1	Miss		0, 1
2	Miss		0, 1, 2
0	Hit		0, 1, 2
1	Hit		0, 1, 2
3	Miss	2	0, 1, 3
0	Hit		0, 1, 3
3	Hit		0, 1, 3
1	Hit		0, 1, 3
2	Miss	3	0, 1, 2
1	Hit		0, 1, 2

Figure 22.1: Tracing The Optimal Policy

22.3 A Simple Policy: FIFO

- FIFO (First In First Out)
 - Evict a page that was brought into memory for the first time
 - Like the FCFS scheduling policy (first-in page in a queue)
 - ✓ Example with same reference string (0 1 2 0 1 3 0 3 1 2 1)

Access	Hit/Miss?	Evict		Resulting Cache State	
0	Miss		First-in→	0	
1	Miss		First-in→	0,1	
2	Miss		First-in→	0, 1, 2	
0	Hit		First-in→	0, 1, 2	
1	Hit		First-in→	0, 1, 2	
3	Miss	0	First-in→	1, 2, 3	
0	Miss	1	First-in→	2, 3, 0	
3	Hit		First-in→	2, 3, 0	
1	Miss	2	First-in→	3, 0, 1	
2	Miss	3	First-in→	0, 1, 2	
1	Hit		$First-in \rightarrow$	0, 1, 2	

hit ratio = 4/11 = 36.4%


Figure 22.2: Tracing The FIFO Policy

- ✓ Pros) Simple
- Cons) Not considering locality, Belady's anomaly (less hit ratio with larger cache)
 - Anomaly example: 1,2,3,4,1,2,5,1,2,3,4,5 with 3 and 4 frames

22.4 Another Simple Policy: Random

Random

- Evict a page chosen randomly
- ✓ Example: same reference string (0 1 2 0 1 3 0 3 1 2 1)
 - hit ratio = 5/11 = 45.4% → Figure 22.3
 - Different at each trial → Figure 22.4
- ✓ Pros) Simple
- Cons) Not considering locality, unpredictable



22.5 Using History: LRU

- LRU (Least Recently Used)
 - Evict a page that was accessed oldest in the past
 - ✓ Example: same reference string (0 1 2 0 1 3 0 3 1 2 1)
 - hit ratio = 6/11 = 54.5%
 - Pros) Considering locality (temporal locality)
 - Cons) Not good for the looping reference

Access	Hit/Miss?	Evict	Resul Cache	
0	Miss		$LRU \rightarrow$	0
1	Miss		$LRU \rightarrow$	0,1
2	Miss		$LRU \rightarrow$	0, 1, 2
0	Hit		$LRU \rightarrow$	1, 2, 0
1	Hit		$LRU \rightarrow$	2,0,1
3	Miss	2	$LRU \rightarrow$	0,1,3
0	Hit		$LRU \rightarrow$	1, 3, 0
3	Hit		$LRU \rightarrow$	1,0,3
1	Hit		$LRU \rightarrow$	0, 3, 1
2	Miss	0	$LRU \rightarrow$	3, 1, 2
1	Hit		$LRU \rightarrow$	3, 2, 1


Figure 22.5: Tracing The LRU Policy

- ✓ History based policies
 - Use history as our guide (like Multi-level feedback queue)
 - LRU, LFU (Least Frequently Used), LRFU, MRU, ARC, 2Q, …

22.6 Workload Examples


Workload analysis

- ✓ Workload: amount of work, characteristics of references in this case
- \checkmark 3 types in this slide
 - No-locality: LRU == FIFO == RAND
 - 80-20 workload (hot/cold): LRU > FIFO == RAND
 - Loop workload: LRU == FIFO < RAND</p>
- ✓ Most applications show strong locality → LRU employed popularly
- ✓ Large cache size: close to optimal




22.7 Implementing Historical Algorithms

- How to implement LRU?
 - ✓ Usually linked list
 - ✓ Pages access
 - Insert it to the head of the list (MRU position)
 - Move down all pages to the next position
 - Remove the page in the LRU position if necessary (miss case)
 - ✓ Need to monitor all memory accesses
 - Feasible in the file cache or server cache



22.8 Approximating LRU


- Clock algorithm
 - ✓ FIFO with Reference bit (also called as Access bit, see 12 page)
 - HW: set reference bit as 1 when an associated page is accessed
 - OS: manage a pointer for next victim
 - if (ref_bit == 1), clear it to 0 and give second chance (check the next page)
 - if (ref_bit == 0), evict it and move the victim pointer to the next page
 - Approximate LRU well



- Advanced version
 - Periodic clearing
 - Utilizing two HW bits: reference and dirty bit


Thrashing

- A situation where the page fault rate is extremely high as each process does not have enough frames
 - A page fault triggers to replace a page that will be referenced soon, which eventually making another page fault immediately
- ✓ A process is spending more time paging than executing




22.11 Thrashing

- Working set
 - \checkmark WS(t): a set of pages referenced between t- Δ and t
 - To estimate how much memory a process needs
 - Application of working set
 - Detect thrashing or Find a chance for new process initiation
 - Mechanism: $D > m \Rightarrow$ Thrashing
 - WSS_i : Working Set Size of Process P_i
 - $D = \Sigma WSS_i$ (D: the total demand of frames for all process)
 - m: total # of available frames in a system
 - Working-set Strategy
 - If (D > m), suspend some of the processes
 - If (D < m), another process can be initiated
 - → Prevent thrashing while keeping multiprogramming degree as high as possible.




Summary

- Virtual memory concept
 - Separation of virtual memory from physical memory
 - Virtual memory: user's (or programmer's) viewpoint, exclusive
 - Physical memory: system's viewpoint, shared by multiple processes
 - Allow the execution of a process that are not completely in memory
 - Logical address space can therefore be much larger than physical address space.
 - Allows more programs running
- Virtual memory can be implemented via:
 - 1) Address translation: paging, segmentation, TLB
 - ✓ 2) Demand paging: page fault, integration FS and VM
 - ✓ 3) Replacement: LRU, FIFO, Clock, Working set, ...






- 1. Discuss differences among: 1) contiguous allocation, 2) segmentation, and 3) paging using register or table.
- ✓ 2. Assume that
 - Size of virtual memory = 64B, Size of physical memory = 128B, and Size of page and page frame = 16B (same as 7 page)
 - Frame 2, 6, 3 are used for page 0, 1, 2 (different compared to 7 page)
 - Calculate physical addresses for virtual addresses of 8, 21 and 62? Explain the answers using the VPN, PFN and offset.
- ✓ 3. Discuss why OS make use of 1) TLB and 2) multi-level page table.
- ✓ 4. In page 18, we calculate that the TLB hit ratio for accessing a[] is 70%. 1) What is the TLB hit ratio when the page size is 32B (instead of 16B)? 2) What is the TLB hit ratio if there exists an outer loop like "for (j=0; j<2; j++)" above the "for (i=0; i<10; i++)"</p>
- ✓ 5. Discuss the terms of 1) demand paging, 2) page fault, 3) replacement, 4) thrashing and 5) working set.
- ✓ 6. Calculate the hit ratio under the FIFO, LRU and Optimal (MIN) policies when there are three available frames and the page reference string is "1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5". What about when there are four frames? (remember the Belady's anomaly).



Lab4 : LRU simulator


- What to do?
 - ✓ Make a LRU simulator (see 42 and 44 page)
 - Queue + Hash
 - ✓ Requirement
 - 1) report: Introduction, Design (data structure/function), Results (at least two outputs), Discussion, 2) Source code
 - Submission: upload at Google form (both source code and report)
 - ✓ Environment: See Lab. 0 in the lecture site
 - Due: Not actual homework in this semester
 - Bonus: Analysis with different cache size and workload (No locality, locality, loop: 43 page)

GitHub - anrikus/LRU-Cache-sin × +	• - •	 LRU Cache Implementation - G∈ X + ← → X a geeksforgeeks.org/Iru-cache-implementation/ 		
C 🔒 github.com/anrikus/LRU-Cache-simulator	९ 🏠 📼 🚔 (X = geekstorgeeks.org/iru-cache-implementation/		
rikus / LRU-Cache-simulator	Ω Notifications ☆ Star 0 ¥ Fork	Tutorials 🗸 Student 🗸 Jobs 🗸 Courses 🛛 ƏG GeeksforGeeks		
ade 🕐 Issues 🌐 Pull requests 🔿 Actions 🛄 Projects 🖽 Wild 🕐 Security 🗠 Insights		Related Articles >		
12 master - 12 1 branch 10 0 tags Go to file 👲 Code -	About			
anrikus Add files via upload 54588a1 on 29 Feb 2020 🕥 4 commits	with LRU / FIFO / Optimal replacement	LRU Cache Implementation		
MP1_Instructions.pdf Add files via upload 15 months ago README.md Update README.md 15 months ago	cache eviction policy	Difficulty Level : Hard		
REAUME.md Uppate REAUME.md Is months ago cacheFinal.cpp Current Version of the simulator 15 months ago	optimal fifo Iru-cache	How to implement LRU caching scheme? What data structures should be		
README.md	non-inclusive	used?		
LRU-Cache-simulator	C Readme	We are given total possible page numbers that can be referred. We are also given cache (or memory) size (Number of page frames that cache can		
The simulator is capable of implementing one/two levels of cache with LRU / FIFO / Optimal replacement policy and non-inclusive / inclusive cache exiction policy.	Releases No releases published	hold at a time). The LRU caching scheme is to remove the least recently used frame when the cache is full and a new page is referenced which is not there in cache. Please see the Galvin book for more details (see the		
Please see the attached pdf for more details.	Packages	LRU page replacement slide <u>here</u>).		



Appendix 1

- Copy-on-Write (COW)
 - Allow both processes can share pages even though they are not actually shared pages (set the copy-on-write bit in page table)
 - ✓ If either process modifies a shared page, the page is copied
 - ✓ Good for fork() and exec()
 - Allow both parent and child processes to initially share the same pages in memory
 - More efficient for process creation



J. Choi. DKU

Appendix 2

- 19.7 A Real TLB Entry
 - ✓ Real TLB example: MIPS R4000
 - SW-managed TLB, 4KB page/frame size
 - 32 or 64 entries in TLB (related to TLB coverage)
 - Bit description
 - VPN: 19-bits → we expect 20-bits. But, user addresses will only come from half of the address space (2GB for user, 2GB for kernel) → 19-bits are enough
 - PFN: 24-bits \rightarrow support up to 64GB physical memory (2²⁴ x 4KB)
 - ASID: 8-bits, to identify which process own the VNP-PFN pair
 - G: global bit → shared among processes (ASID is ignored)
 - C: coherence bit \rightarrow for coherence protocol
 - D: dirty bit
 - V: valid bit
 - Page mask: for supporting multiple page sizes


0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	5 26 27 28 29 30 31
---	---------------------

VPN		G	ASID	
	PFN		C	DV

Figure 19.4: A MIPS TLB Entry

Appendix 2

- 21.6 When Replacements Really Occur
 - OS actually prepares free memory proactively, not wait until memory is full
 - Background thread: swap daemon or page daemon
 - When free memory is below the low watermark, it begins to evict pages until free memory becomes above the high watermark
 - Group a number of pages and write them out at once (to make sequential writes for better performance)
- Summary of Swapping
 - Larger than physical memory
 - Present bit in PT
 - Page fault handler in OS
 - ✓ Transparent to user
 - Sometimes not (stuck)



Chap. 24 Summary Dialogue on Memory Virtualization

Student: (Gulps) Wow, that was a lot of material.

Professor: Yes, and?

Student: Well, how am I supposed to remember it all? You know, for the exam?

Professor: Goodness, I hope that's not why you are trying to remember it.

Student: Why should I then?

Professor: Come on, I thought you knew better. You're trying to learn something here, so that when you go off into the world, you'll understand how systems actually work.

Student: *Hmm... can you give an example?*

Professor: Sure! One time back in graduate school, my friends and I were measuring how long memory accesses took, and once in a while the numbers were way higher than we expected; we thought all the data was fitting nicely into the second-level hardware cache, you see, and thus should have been really fast to access.

Student: (nods)

Professor: We couldn't figure out what was going on. So what do you do in such a case? Easy, ask a professor! So we went and asked one of our professors, who looked at the graph we had produced, and simply said "TLB". Aha! Of course, TLB misses! Why didn't we think of that? Having a good model of how virtual memory works helps diagnose all sorts of interesting performance problems.